summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2011-10-24Various fixes to cbfstool.Stefan Reinauer
2011-10-23i82801gx: Don't set I/O base address to static valueSven Schnelle
2011-10-23FILO: Pass LIBCONFIG_PATH variable to FILOs makeThomas Gstädtner
2011-10-23Allow XGCCPATH to be set on the make command line.Marc Jones
2011-10-23console: support integrated 7-segment displays for POST codesChristoph Grenz
2011-10-23SB800: Hide unused gpp portsKerry Sheh
2011-10-22Fix CMOS checksum calculation in libpayload.Stefan Reinauer
2011-10-22Add ifdtool, utility to read / modify Intel Firmware Descriptor imagesStefan Reinauer
2011-10-22nvramtool: Fix CMOS checksum to match coreboot (and /dev/nvram)Stefan Reinauer
2011-10-21Extend coreboot table entry for serial portsStefan Reinauer
2011-10-21Remove redunancy in KconfigKyösti Mälkki
2011-10-21FILO: Change FILO Makefile.inc from SVN to GITThomas Gstädtner
2011-10-21libpayload: fix bulk transfers on OHCI controllersPatrick Georgi
2011-10-21sch: strip quotes around cmc.bin filenamePatrick Georgi
2011-10-21Use ntohll where appropriate.Stefan Reinauer
2011-10-21Add macros for 64bit byte order swappingStefan Reinauer
2011-10-20T60: Add support for Ultrabay Legacy I/O devices (40Y8122)Sven Schnelle
2011-10-20i82801dx: Replace romstage printk'sKyösti Mälkki
2011-10-19asrock/e350m1: Enable the superio ACPI device in devicetree.cbPeter Stuge
2011-10-19IOAPIC: fix bitmaskKyösti Mälkki
2011-10-19sconfig: check whether component directory actually existsStefan Reinauer
2011-10-19Drop eh_frame instead of moving it into the image.Stefan Reinauer
2011-10-19I945: replace #if defined() by #ifSven Schnelle
2011-10-18Append logical PME/GPIO device. Fix MPU device number.Kyösti Mälkki
2011-10-18Activate older Xeon P4 microcodesKyösti Mälkki
2011-10-17Fix our CMOS checksum algorithm so it matches what /dev/nvram expectsStefan Reinauer
2011-10-17rework RTC driver output to make it more consistent.Stefan Reinauer
2011-10-17cbfstool: improve error messagesStefan Reinauer
2011-10-17Re-worked devicetree.cb for DL145 G1Oskar Enoksson
2011-10-17Fixes several issues with amd k8 SSDT P-state generationOskar Enoksson
2011-10-15SMM: Move wbinvd after pmode jumpStefan Reinauer
2011-10-15use byteorder.h instead of implementing another byte swap functionStefan Reinauer
2011-10-15AMD CPU and chipset fixes for compilation with gcc 4.6Stefan Reinauer
2011-10-15use acpi.h include instead of manually adding acpi_slp_type.Stefan Reinauer
2011-10-15cbfs_and_run_core() is not part of the API, make it static.Stefan Reinauer
2011-10-15reformat Makefile.bootblock.inc (>80 lines per char)Stefan Reinauer
2011-10-14Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6Stefan Reinauer
2011-10-14Fix compilation of AMD GX2 northbridge code with gcc 4.6Stefan Reinauer
2011-10-14Fix compilation of VIA CN700 northbridge code with gcc 4.6Stefan Reinauer
2011-10-14fix compilation of intel/sch northbridge code with gcc 4.6Stefan Reinauer
2011-10-14Add eh_frame to rom section to fix compilation of coreboot with gcc 4.6Stefan Reinauer
2011-10-13Prevent build breakage without consoles enabledStefan Reinauer
2011-10-13Load an IDT with NULL limitStefan Reinauer
2011-10-13Fix compilation of x86emu with gcc 4.6.xStefan Reinauer
2011-10-13Fix native x86 option rom initializationStefan Reinauer
2011-10-13refactor vesa mode setting code and bootsplash codeStefan Reinauer
2011-10-13Refactor option rom initialization code in coreboot.Stefan Reinauer
2011-10-13Enable/fix compilation of i8254 code in ram stage.Stefan Reinauer
2011-10-13Update "STABLE" SeaBIOS selection to release 1.6.3Stefan Reinauer
2011-10-13Use default table creator macro for all SSDTsStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-22 20:46:26 +0000