summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2012-11-06smsc/lpc47n227: Make early_serial usablePatrick Georgi
2012-11-06cpu/intel/model_1067x: Add proper c-state/p-state/thermal supportNico Huber
2012-11-06intel/socket_BGA956: enable speedstep, CAR, MMX, SSEPatrick Georgi
2012-11-06Add name field for deviceKyösti Mälkki
2012-11-05Overhaul speedstep codeNico Huber
2012-11-05Fix some indentation flaws and break very long linesNico Huber
2012-11-02remove enable_cache() of 3 mainboardsSiyuan Wang
2012-11-02Persimmon: disable the unconnected Full-Speed USB portDave Frodin
2012-11-02AMD agesa: add enable cache at the end of disable_cache_as_ramSiyuan Wang
2012-11-02Correct FSB reading in speedstep ACPINico Huber
2012-11-02crossgcc: build expat and python in silenceIdwer Vollering
2012-11-02Fix some issues with new "reference" toolchainStefan Reinauer
2012-11-01add .gitreviewDavid Hendricks
2012-11-01Merge cpu/intel/acpi.h into cpu/intel/speedstep.hNico Huber
2012-10-30Add support for socket LGA775Stefan Tauner
2012-10-30Fix ExecuteFinalHltInstruction function in f15h family codeKostr
2012-10-30AMD SB800: PCIE slots on PersimmonZheng Bao
2012-10-29Drop get_smbios_data from chip_operationsKyösti Mälkki
2012-10-29Fix reading of number of interrupts for IO-APICsNico Huber
2012-10-29Hide all _ROM_RUN Kconfig options if the payload is SeaBIOSPeter Stuge
2012-10-29Run option ROMs in coreboot by default only if the payload is not SeaBIOSPeter Stuge
2012-10-29Clarify that _ROM_RUN Kconfig options control if ROMs are run by corebootPeter Stuge
2012-10-28IEI PM-LX2-800-R10: Added preliminary mainboard supportRicardo Martins
2012-10-27inteltool: Add output of 64bit registers in PMBASENico Huber
2012-10-27libpayload: New AHCI, ATA and ATAPI driversNico Huber
2012-10-27Take care of NULL chip_ops->nameKyösti Mälkki
2012-10-27Reorder entries in .gitignoreStefan Tauner
2012-10-27Add docs and util files to .gitignoreStefan Tauner
2012-10-27crossgcc: update to Python 2.7.3Idwer Vollering
2012-10-27crossgcc: update to expat 2.1.0Idwer Vollering
2012-10-26iwave/iWRainbowG6: use 16bit access for a register which is not 32bit alignedSebastian Andrzej Siewior
2012-10-26northbridge/sch: move the \n so it reads a little betterSebastian Andrzej Siewior
2012-10-26iwave/iWRainbowG6: remove USE_DCACHE_RAMSebastian Andrzej Siewior
2012-10-26northbridge/sch: read the size of main memory from the proper registerSebastian Andrzej Siewior
2012-10-26northbridge/sch: Read the GPU memory from the correct PCI deviceSebastian Andrzej Siewior
2012-10-26northbridge/sch: don't overwrite hightables with GPU / TSEG memorySebastian Andrzej Siewior
2012-10-26crossgcc: update mingw w32api's download URLIdwer Vollering
2012-10-26buildgcc: redirect error output to /dev/nullZheng Bao
2012-10-26crossgcc: update to mingwrt 3.20-2Idwer Vollering
2012-10-25crossgcc: update to binutils 2.23Idwer Vollering
2012-10-25crossgcc: update to MPC 1.0.1Idwer Vollering
2012-10-25crossgcc: update to MPFR 3.1.1Idwer Vollering
2012-10-25crossgcc: update to GDB 7.5Idwer Vollering
2012-10-25crossgcc: update to gcc 4.7.2Idwer Vollering
2012-10-25crossgcc: fix compilation of acpicaIdwer Vollering
2012-10-24Trinity: Initialize the pointer prior to using itZheng Bao
2012-10-23kconfig: Some terms or curses libraries treat backspace as 0x08Zheng Bao
2012-10-22build: build coreboot on mingw.Zheng Bao
2012-10-22cbfstool: Add -mno-ms-bitfields on (mingw)Zheng Bao
2012-10-22Makefile: No need to mkdir when distcleanZheng Bao
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 01:42:04 +0000