index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
config.google_reef_cros
Age
Commit message (
Expand
)
Author
2019-12-19
arch/x86,soc/intel: Drop RESET_ON_INVALID_RAMSTAGE_CACHE
Kyösti Mälkki
2018-10-23
soc/intel/apollolake: Add reset code to postcar stage
Patrick Georgi