summaryrefslogtreecommitdiff
path: root/src/arch/arm64/include/armv8
AgeCommit message (Expand)Author
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-04arch/io.h: Separate MMIO and PNP opsKyösti Mälkki
2018-10-12libpayload: arm64: Conform to new coreboot lib_helpers.h and assume EL2Julius Werner
2018-08-10arm64: Turn architectural register accessors into inline functionsJulius Werner
2018-08-10arm64: Drop checks for current exception level, hardcode EL3 assumptionJulius Werner
2018-08-09src/arch: Fix typoElyes HAOUAS
2018-08-07arch: Retire cache_sync_instructions() from <arch/cache.h> (except arm)Julius Werner
2018-07-02src: Get rid of unneeded whitespaceElyes HAOUAS
2018-06-26arm64: Reimplement mmu_disable() in assemblyJulius Werner
2018-06-26arm64: Switch remaining uses of __ASSEMBLY__ to __ASSEMBLER__Julius Werner
2018-05-24src: Add space after 'while'Elyes HAOUAS
2018-04-30arm64: Add ARCH TimerT Michael Turney
2018-04-30arm64: Add mmu context save/restore APIsT Michael Turney
2018-03-23arch/arm64/armv8/mmu: Add support for 48bit VAPatrick Rudolph
2018-02-12arm64: Add read64() and write64()David Hendricks
2017-05-30arm64: Align cache maintenance code with libpayload and ARM32Julius Werner
2016-12-08buildsystem: Drop explicit (k)config.h includesKyösti Mälkki
2016-02-10arch/arm64: mmu: Spot check TTB memory attributesJulius Werner
2016-01-26src/arch: Update license headers missing paragraph 2Martin Roth
2016-01-18header files: Fix guard name comments to match guard namesMartin Roth
2015-11-17arm64: tegra132: tegra210: Remove old arm64/stage_entry.SJulius Werner
2015-11-17rules.h: Add ENV_ macros to detect current architectureJulius Werner
2015-11-16arm64: Implement generic stage transitions for non-Tegra SoCsJulius Werner
2015-11-11arm64: mmu: Make page table manipulation work across stagesJulius Werner
2015-11-07arm64: Remove cpu intialization through device-treeFurquan Shaikh
2015-11-07arm64: Remove SMP supportFurquan Shaikh
2015-11-07arm64: remove ARCH_ARM64_CORTEX_A57_POWER_DOWN_SUPPORTAaron Durbin
2015-11-07arm64: remove secmonAaron Durbin
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-09-28arm64: mmu: Prevent CPU prefetch instructions from device memoryJimmy Huang
2015-06-02arm64: Decouple MMU functions from memrangesJulius Werner
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-19arm64: Make SPSR exception masking on EL2 transition explicitJulius Werner
2015-05-19arm64: Reorganize payload entry code and related KconfigsJulius Werner
2015-04-27arch/arm64: update mmu translation table granule size, logic and macrosJimmy Huang
2015-04-27arm64: save/restore cptr_el3 and cpacr_el1 registersJoseph Lo
2015-04-27arm64: implement CPU power down sequence as per A57/A53/A72 TRMJoseph Lo
2015-04-27arm64: introduce data cache ops by set/way to the level specifiedJoseph Lo
2015-04-22arm64: save and restore cntfrq for secondary cpusJimmy Huang
2015-04-22arm64: add arm64_arch_timer_init functionJoseph Lo
2015-04-22arm64: Correct shareability option for normal memoryFurquan Shaikh
2015-04-22arch/arm64: allow floating-point registers accessYen Lin
2015-04-22arm64: provide icache_invalidate_all()Aaron Durbin
2015-04-21Unify byte order macros and clrsetbitsJulius Werner
2015-04-21arm(64): Change write32() argument order to match x86Julius Werner
2015-04-10arm64: Add support for save/restore registers for CPU startup.Furquan Shaikh
2015-04-10arm64: Add macro to invalidate stage 1 TLB entries at current ELFurquan Shaikh
2015-04-10arm64: Add conditional read/write from/to EL3 assembly macros.Furquan Shaikh
2015-04-10arm64: Add function for reading TCR register at current ELFurquan Shaikh
2015-04-10arm64: secmon: add entry point for turned on CPUsAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 07:14:16 +0000