index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm64
/
stage_entry.S
Age
Commit message (
Expand
)
Author
2015-04-27
arm64: save/restore cptr_el3 and cpacr_el1 registers
Joseph Lo
2015-04-27
arm64: perform early setup in secmon too
Joseph Lo
2015-04-27
arm64: Allow cpu specific early setup
Furquan Shaikh
2015-04-22
arm64: save and restore cntfrq for secondary cpus
Jimmy Huang
2015-04-10
arm64: Add support for save/restore registers for CPU startup.
Furquan Shaikh
2015-03-28
arm64: provide entry points for BSP and non-BSP
Aaron Durbin
2015-03-28
arm64: Adapt stage_entry to make it usable by secmon
Furquan Shaikh
2015-03-28
arm64: Replace CONFIG_* variables with {read/write}_current
Furquan Shaikh
2015-03-27
arm64: add indirection to C entry point
Aaron Durbin
2015-03-27
arm64: move seeding stack to C
Aaron Durbin
2015-03-27
arm64: include stack storage within ramstage
Aaron Durbin
2015-03-27
arm64: refactor stage entry
Aaron Durbin
2015-03-27
arm64: Initialize exception stack
Furquan Shaikh
2015-03-26
arm64: Seed the stack at stage_entry
Furquan Shaikh
2015-03-05
arm64: provide early SoC initialization
Aaron Durbin
2015-03-05
coreboot arm64: Add proper masks for setting SCTLR and SCR regs to 0 at init
Furquan Shaikh
2015-03-04
arm64: use one stage_entry for all stages
Aaron Durbin