coreboot - Some coreboot project code with my work

Age	Commit message (Expand)	Author
2015-09-10	riscv-trap-handling: Add implementation for trap calls in riscv	Thaminda Edirisooriya
2015-09-09	linking: add and use LDFLAGS_common	Aaron Durbin
2015-07-22	riscv: Link in libgcc	Patrick Georgi
2015-05-21	Remove address from GPLv2 headers	Patrick Georgi
2015-05-20	build system: use archives, not linker action to shorten command lines	Patrick Georgi
2015-04-14	CBFS: Automate ROM image layout and remove hardcoded offsets	Julius Werner
2015-04-14	CBFS: Correct ROM_SIZE for ARM boards, use CBFS_SIZE for cbfstool	Julius Werner
2015-04-06	New mechanism to define SRAM/memory map with automatic bounds checking	Julius Werner
2015-04-06	build system: run linker scripts through the preprocessor	Patrick Georgi
2015-04-04	build system x86: deprecate bootblock_lds and ldscripts variables	Patrick Georgi
2015-04-03	program loading: add prog_run() function	Aaron Durbin
2014-12-05	RISCV: one last little nit to make it build and run	Ronald G. Minnich
2014-12-04	RISCV: get RISCV to build again	Ronald G. Minnich
2014-12-01	Add UCB RISCV support for architecture, soc, and emulation mainboard..	Ronald G. Minnich