summaryrefslogtreecommitdiff
path: root/src/arch/riscv
AgeCommit message (Expand)Author
2017-09-27arch/riscv: Document mprv_{read,write}_* functionsJonathan Neuschäfer
2017-09-27arch/riscv: trap handler: Print load/store access width in bitsJonathan Neuschäfer
2017-09-26riscv: Update register addresswxjstz
2017-07-25src/arch: Fix checkpatch warning: no spaces at the start of a lineMartin Roth
2017-07-07arch/*: Update Kconfig symbol usageMartin Roth
2017-06-07src: change coreboot to lowercaseMartin Roth
2017-05-30arch: Unify basic cache clearing APIJulius Werner
2017-02-20riscv: Suppress invalid coverity errorsMartin Roth
2017-01-16riscv: Move mcall numbers to mcall.h, adjust their namesJonathan Neuschäfer
2017-01-16riscv: get SBI calls to workRonald G. Minnich
2016-12-20riscv: enable counters via m[us]counterenRonald G. Minnich
2016-12-18riscv: Add support for timer interruptsRonald G. Minnich
2016-12-06riscv: Stub out sbi_(un)mask_interruptJonathan Neuschäfer
2016-12-06arch/riscv/mcall.c: Return the correct memory base and sizeJonathan Neuschäfer
2016-11-20riscv: map first 4GiB of physical address spaceRonald G. Minnich
2016-11-14riscv: add a variable to control trap managementRonald G. Minnich
2016-11-13riscv: change payload() to pass the config string pointer as arg0Ronald G. Minnich
2016-11-12riscv: start to use the configstring functionsRonald G. Minnich
2016-11-07riscv: Unify SBI call implementations under arch/riscv/Jonathan Neuschäfer
2016-11-02riscv: Add a bandaid for the new toolchainRonald G. Minnich
2016-10-24RISCV: Clean up the common architectural codeRonald G. Minnich
2016-10-18arch/riscv: In trap handler, don't print SP twiceJonathan Neuschäfer
2016-10-15arch/riscv: Visually align trap frame informationJonathan Neuschäfer
2016-10-15riscv: Use the generic src/lib/bootblock.cJonathan Neuschäfer
2016-10-15arch/riscv: Remove unused bootblock_simple.cJonathan Neuschäfer
2016-10-15riscv: Clean up {qemu,spike}_utilJonathan Neuschäfer
2016-10-15riscv and power8: Convert printk/while(1) to dieJonathan Neuschäfer
2016-10-07RISCV: update the encoding.h file.Ronald G. Minnich
2016-09-12src/arch: Improve code formattingElyes HAOUAS
2016-08-29arch/riscv: Add missing "break;"Jonathan Neuschäfer
2016-08-23arch/riscv: Add functions to read/write memory on behalf of supervisor/user modeJonathan Neuschäfer
2016-08-23arch/riscv: Map the kernel space into RAM (2GiB+)Jonathan Neuschäfer
2016-08-23arch/riscv: Implement the SBI againJonathan Neuschäfer
2016-08-23arch/riscv: Enable U-mode/S-mode counters (stime, etc.)Jonathan Neuschäfer
2016-08-23arch/riscv: Fix unaligned memory access emulationJonathan Neuschäfer
2016-08-23arch/riscv: Delegate exceptions to supervisor mode if appropriateJonathan Neuschäfer
2016-08-23arch/riscv: Print the page table structure after constructionJonathan Neuschäfer
2016-08-15arch/riscv: Improve and refactor trap handling diagnosticsJonathan Neuschäfer
2016-08-15arch/riscv: Set the stack pointer upon trap entryJonathan Neuschäfer
2016-08-11arch/riscv: Fix the page table setup codeJonathan Neuschäfer
2016-08-11arch/riscv: Update encoding.h and dependent filesJonathan Neuschäfer
2016-08-04src/arch/riscv/id.S: Don't hardcode the stringsJonathan Neuschäfer
2016-08-02arch/riscv: Add include/arch/barrier.hJonathan Neuschäfer
2016-07-28arch/riscv: Refactor bootblock.SJonathan Neuschäfer
2016-07-28arch/riscv: Only initialize virtual memory if it's availableJonathan Neuschäfer
2016-07-28arch/riscv: Remove spinlock code from atomic.hJonathan Neuschäfer
2016-07-19arch/riscv: Enable unaligned load handlingJonathan Neuschäfer
2016-07-18arch/riscv: Remove enter_supervisorJonathan Neuschäfer
2016-07-18arch/riscv: Change all eret instructions to .word 0x30200073 (mret)Jonathan Neuschäfer
2016-07-14spike-riscv: Look for the CBFS in RAMJonathan Neuschäfer