summaryrefslogtreecommitdiff
path: root/src/arch/x86/car.ld
AgeCommit message (Expand)Author
2019-06-173rdparty/blobs: Update submodule, SNB improvementsArthur Heymans
2019-05-12nb/intel/snb: Drop NORTHBRIDGE_INTEL_IVYBRIDGENico Huber
2019-04-23arch/x86/car.ld: Make the vboot tpm log symbols conditionalArthur Heymans
2019-04-22arch/x86/car.ld: Also check mrc.bin heap for IvybridgeArthur Heymans
2019-03-21vboot: standardize on working data sizeJoel Kitching
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-07security/tpm: Fix TCPA log featurePhilipp Deppenwiese
2019-03-06nb/intel/sandybridge: Reserve CAR region with !NATIVE_RAMINITKyösti Mälkki
2019-02-22vboot: fix STARTS_IN_BOOTBLOCK/_ROMSTAGE logicJoel Kitching
2019-02-05intel/quark: Fix COMMONLIB_STORAGE in CARKyösti Mälkki
2019-02-02usbdebug: Use fixed size fieldKyösti Mälkki
2019-02-02usbdebug: Fix reserve in CARKyösti Mälkki
2019-01-07usbdebug: Initialize the HW once in CAR stagesArthur Heymans
2018-12-30arch/x86: Add CAR stack location symbolsKyösti Mälkki
2018-12-22arch/x86 cbmem: Drop tests for LATE_CBMEM_INITKyösti Mälkki
2018-11-14mb/emulation/qemu-i440fx|q35: Fix stack sizePatrick Rudolph
2018-11-01arch/x86: allow global .bss objects without CAR_GLOBALAaron Durbin
2018-05-18arch/x86: Increase TIMESTAMP region size to 0x200Furquan Shaikh
2018-04-25arch/x86: add support for cache-as-ram pagingAaron Durbin
2017-05-12commonlib: Move drivers/storage into commonlib/storageLee Leahy
2017-05-01arch/x86: Share storage data structures between early stagesLee Leahy
2017-03-28vboot: Move remaining features out of vendorcode/google/chromeosJulius Werner
2016-12-16x86: Configure premem cbmem console sizeNaresh G Solanki
2016-03-05arch/x86: document CAR symbols and expose them in symbols.hAndrey Petrov
2016-02-12timestamp: Remove HAS_PRECBMEM_TIMESTAMP_REGION KconfigJulius Werner
2016-02-11arch/x86: Reserve space for stack in CAR layoutAndrey Petrov
2016-01-28Move object files to $(obj)/<class>/Nico Huber
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-14x86: add standalone verstage supportAaron Durbin
2015-09-30x86: prepare cache-as-ram to allow multiple stagesAaron Durbin
2015-09-09x86: link romstage and ramstage with 1 fileAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 20:58:14 +0000