summaryrefslogtreecommitdiff
path: root/src/arch/x86/init
AgeCommit message (Expand)Author
2012-11-07Move global variable check to MakefileStefan Reinauer
2012-07-03Fix the error message for romstage when .bss or .data are non-zeroRonald G. Minnich
2012-05-15Change the name of the romstage bootblock.ldMarc Jones
2012-04-06Fix support for RAM-less multi-processor initKyösti Mälkki
2012-03-31Add support for RAM-less multi-processor initKyösti Mälkki
2012-03-29Add infrastructure for global data in the CAR phase of bootGabe Black
2012-03-25Makefile: rename linker intermediate variableKyösti Mälkki
2012-03-17Another indirection for normal/fallback bootblockPatrick Georgi
2012-03-16Rename AMD_AGESA to CPU_AMD_AGESAKyösti Mälkki
2011-12-24Only BSP CPU writes CMOS in bootblock codeKyösti Mälkki
2011-12-08Fix ldscript for bootblock .rom sectionKyösti Mälkki
2011-11-24Remove unused code files and cosmetic changesKyösti Mälkki
2011-11-22Fix post_code in 16bit entryKyösti Mälkki
2011-10-19Drop eh_frame instead of moving it into the image.Stefan Reinauer
2011-10-14Add eh_frame to rom section to fix compilation of coreboot with gcc 4.6Stefan Reinauer
2011-04-19Recently the 3 projects using the new AMD reference code have beenScott Duplichan
2011-04-16bootblock updates: ...Stefan Reinauer
2011-04-15comment cosmetics in bootblock.ldStefan Reinauer
2011-04-14- drop remaining CONFIG_ROM_IMAGE_SIZEStefan Reinauer
2011-04-11Unify use of post_codeAlexandru Gagniuc
2011-03-08Move cmos.default handling to bootblockPatrick Georgi
2011-02-14This code fixes a number of build issues related to the AMD Agesa code. The p...Frank Vibrans
2010-12-11After this has been brought up many times before, rename src/arch/i386 toStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 00:28:41 +0000