summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2012-03-31Makefile: rename romstage linking filenamesKyösti Mälkki
2012-03-31Makefile: split romstage linking to separate rulesKyösti Mälkki
2012-03-31Fix coreboot makefiles not to produce half baked output.Kyösti Mälkki
2012-03-30use movsl for copying resume memory backStefan Reinauer
2012-03-30Don't re-init EBDA in S3 resume path.Duncan Laurie
2012-03-30Prepare the BIOS data areas before device init.Duncan Laurie
2012-03-30Make cpuid functions usable when compiled with PICDuncan Laurie
2012-03-30Make PCI CONF2 support a compile time optionStefan Reinauer
2012-03-30Add more timestamps in coreboot.Stefan Reinauer
2012-03-30Fix coreboot makefiles not to produce half baked output.Vadim Bendebury
2012-03-30Add timestamps for selfboot and acpi wakeDuncan Laurie
2012-03-30Add TPM support to corebootStefan Reinauer
2012-03-30Add an option to keep the ROM cached after romstageStefan Reinauer
2012-03-30Add native memset() function on x86Stefan Reinauer
2012-03-30Add faster, architecture dependent memcpy()Stefan Reinauer
2012-03-29Add infrastructure for global data in the CAR phase of bootGabe Black
2012-03-29Detect whether the OXPCIE card is really present while in the ROM stage.Gabe Black
2012-03-29Refactor publishing CBMEM addresses through coreboot table.Vadim Bendebury
2012-03-29Add timestamp table pointer to the coreboot table.Vadim Bendebury
2012-03-29CBMEM CONSOLE: Add code using the new console driver.Vadim Bendebury
2012-03-25Makefile: rename linker intermediate variableKyösti Mälkki
2012-03-20Avoid using CPUID in SMBIOS tables. Check for CPUID otherwise claim 486 class...Rudolf Marek
2012-03-17Another indirection for normal/fallback bootblockPatrick Georgi
2012-03-16Rename AMD_AGESA to CPU_AMD_AGESAKyösti Mälkki
2012-03-16Use search path when building dependenciesPatrick Georgi
2012-03-16Via Epia-N and C3: Set ioapic delivery type in KconfigPatrick Georgi
2012-03-11No need to setup include paths with .s filesPatrick Georgi
2012-03-10If the memory mapped UART isn't present, leave it out of the cb tables.Gabe Black
2012-03-09Increase size of the coreboot table areaStefan Reinauer
2012-03-09Fix compilation when USE_OPTION_TABLE is not defined.Duncan Laurie
2012-03-09Fix coreboot table size calculations.Vadim Bendebury
2012-03-09Clean up use of CONFIG_ variables in coreboot_table.cStefan Reinauer
2012-03-08Unify Local APIC address definitionsPatrick Georgi
2012-03-07Move C labels to start-of-linePatrick Georgi
2012-02-29Fix x86 cpu_phys_address_sizeKyösti Mälkki
2012-02-17Exit building if romstage.bin is larger than size of XIPzbao
2012-02-07Move SeaBIOS output out of coreboot source treeStefan Reinauer
2012-01-31X86: fix cpu_phys_address_size()Sven Schnelle
2012-01-26pci_ops_mmconf: Move conditional compilation to MakefileVikram Narayanan
2012-01-24pci_ops_conf: Indentation fixesVikram Narayanan
2012-01-24pci_ops_mmconf: Indentation fixesVikram Narayanan
2012-01-20Leave SSE and MMX instructions enabled in corebootStefan Reinauer
2012-01-18Add coreboot version to id areaPatrick Georgi
2012-01-10MTRR: get physical address size from CPUIDSven Schnelle
2012-01-09ACPI: mark empty get_cst_entries() weakSven Schnelle
2011-12-24Only BSP CPU writes CMOS in bootblock codeKyösti Mälkki
2011-12-08Fix ldscript for bootblock .rom sectionKyösti Mälkki
2011-12-05Bootblock does not need a unique boot_cpu()Kyösti Mälkki
2011-11-24Remove unused code files and cosmetic changesKyösti Mälkki
2011-11-22Fix post_code in 16bit entryKyösti Mälkki
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 20:00:47 +0000