index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2017-06-02
arch/arm/include/armv7/arch: Correct keyword organization in cpu.h
Logan Carlson
2017-06-02
arch/arm: Correct checkpatch errors
Logan Carlson
2017-05-30
arch: Unify basic cache clearing API
Julius Werner
2017-05-30
arch/x86: Add function to determine if we're currently running from CAR
Julius Werner
2017-05-30
arm64: Align cache maintenance code with libpayload and ARM32
Julius Werner
2017-05-27
CBMEM: Clarify CBMEM_TOP_BACKUP function usage
Kyösti Mälkki
2017-05-22
arch/x86/include: Use IS_ENABLED() macro
Nico Huber
2017-05-18
3rdparty/arm-trusted-firmware: Update to upstream master
Martin Roth
2017-05-18
CBMEM: Add config CBMEM_TOP_BACKUP
Kyösti Mälkki
2017-05-16
arch/arm64: Use variables of the right size for msr/mrs opcodes
Patrick Georgi
2017-05-12
commonlib: Move drivers/storage into commonlib/storage
Lee Leahy
2017-05-01
arch/x86: Share storage data structures between early stages
Lee Leahy
2017-04-25
arch/x86: Add read64 and write64 functions
Marshall Dawson
2017-04-18
x86/acpigen: Fix BufferSize of ResourceTemplate
Nico Huber
2017-04-17
arch/x86/acpi: Allow "transparent" ACPI device names
Timothy Pearson
2017-04-08
arch/x86: remove CAR global migration when postcar stage is used
Aaron Durbin
2017-04-03
arch/x86/acpigen: Allow writing buffers larger than 256 bytes
Rizwan Qureshi
2017-03-28
Remove libverstage as separate library and source file class
Julius Werner
2017-03-28
vboot: Move remaining features out of vendorcode/google/chromeos
Julius Werner
2017-03-28
vboot: Remove CHIPSET_PROVIDES_VERSTAGE_MAIN_SYMBOL Kconfig option
Julius Werner
2017-03-28
arm64: Fix verstage to use proper assembly versions of mem*()
Julius Werner
2017-03-20
arch/x86: Fix most of remaining issues detected by checkpatch
Lee Leahy
2017-03-19
ramstage: Align stack to 16 bytes
Kyösti Mälkki
2017-03-17
arch/x86: Wrap lines at 80 columns
Lee Leahy
2017-03-17
arch/x86: Fix prefer errors detected by checkpatch
Lee Leahy
2017-03-17
arch/x86: Fix space issues detected by checkpatch
Lee Leahy
2017-03-17
arch/x86: Fix issues with braces detected by checkpatch
Lee Leahy
2017-03-16
acpi_device: Add macro for GpioInt that uses both polarity
Duncan Laurie
2017-03-16
acpi_device: Prefix IRQ macros with ACPI
Duncan Laurie
2017-03-15
acpi: device: Add macro for active high level triggered IRQ
Duncan Laurie
2017-03-02
acpi: Update the ACPI ID for coreboot
Duncan Laurie
2017-02-24
src/arch/x86: Remove non-ascii characters
Martin Roth
2017-02-24
arm-trusted-firmware: Disable a couple of warnings for GCC 6.2
Martin Roth
2017-02-22
arch/x86/acpigen: Provide helper functions for enabling/disabling GPIO
Furquan Shaikh
2017-02-22
acpi: Add ACPI_ prefix to IRQ enum and struct names
Furquan Shaikh
2017-02-20
arch/x86: add functions to generate random numbers
Robbie Zhang
2017-02-20
riscv: Suppress invalid coverity errors
Martin Roth
2017-02-19
acpi_device: Add macros for GPIO interrupts
Duncan Laurie
2017-02-19
acpi_device: Move power resource function to generic code
Duncan Laurie
2017-02-16
spi: Add function callback to get configuration of SPI bus
Furquan Shaikh
2017-02-14
src/Kconfig: Move bootblock behavior to arch/x86 as TODO suggested
Martin Roth
2017-02-04
x86/acpi: Add VFCT table
Patrick Rudolph
2017-01-31
build system: mark sub-make invocations as parallelizable
Patrick Georgi
2017-01-24
arch/x86: do not define type of SPIN_LOCK_UNLOCKED
Patrick Georgi
2017-01-16
riscv: Move mcall numbers to mcall.h, adjust their names
Jonathan Neuschäfer
2017-01-16
riscv: get SBI calls to work
Ronald G. Minnich
2017-01-06
arch/x86: fix cmos post logging in non romcc bootblock
Aaron Durbin
2016-12-21
soc/intel/apollolake: allow ApolloLake SoC to use FSP CAR Init
Brenton Dong
2016-12-21
drivers/intel/fsp2_0: add FSP TempRamInit & TempRamExit API support
Brenton Dong
2016-12-20
riscv: enable counters via m[us]counteren
Ronald G. Minnich
[next]