summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2015-04-21arm(64): Replace write32() and friends with writel()Julius Werner
2015-04-21x86: Allow builds without ACPI tablesLee Leahy
2015-04-21arch/mips: simplify cache operationsIonela Voinescu
2015-04-21urara: Identity map DRAM/SRAMAndrew Bresticker
2015-04-21mips: Allow memory to be identity mapped in the TLBAndrew Bresticker
2015-04-18riscv: use new-style CBFS header lookupPatrick Georgi
2015-04-17armv7: set CBFS header to zeroVadim Bendebury
2015-04-17armv7: work around hang in bootblock startup codeDaisuke Nojiri
2015-04-17rk3288: Handle framebuffer through memlayout, not the resource systemJulius Werner
2015-04-17arch/mips: Fix bug when performing cache operationsIonela Voinescu
2015-04-17arm: allow custom stage entry codeDaisuke Nojiri
2015-04-15Kconfig: Fix incorrect CONFIG_STACK_SIZE values for X86 and ARM64Julius Werner
2015-04-14arm: Fix checkstack() to use correct stack sizeJulius Werner
2015-04-14rk3288: Add CBMEM console support and fix RETURN_FROM_VERSTAGEJulius Werner
2015-04-14timer: Reestablish init_timer(), consolidate timer initialization callsJulius Werner
2015-04-14CBFS: Automate ROM image layout and remove hardcoded offsetsJulius Werner
2015-04-14CBFS: Correct ROM_SIZE for ARM boards, use CBFS_SIZE for cbfstoolJulius Werner
2015-04-13arch/mips: provide proper cache primitivesIonela Voinescu
2015-04-13mips: disable caches in bootblock startup codeVadim Bendebury
2015-04-13arm: Add bootblock_mainboard_early_init() for pre-console initializationJulius Werner
2015-04-13urara: add support for DMA coherent memory areaIonela Voinescu
2015-04-13arch: armv7: Fix cache sync instructions.Deepa Dinamani
2015-04-10arm64: No need of invalidating cache line for secondary CPU stackFurquan Shaikh
2015-04-10arm64: Add support for save/restore registers for CPU startup.Furquan Shaikh
2015-04-10arm64: Add macro to invalidate stage 1 TLB entries at current ELFurquan Shaikh
2015-04-10arm64: Add conditional read/write from/to EL3 assembly macros.Furquan Shaikh
2015-04-10arm64: Add function for reading TCR register at current ELFurquan Shaikh
2015-04-10arm64: psci: actually inform SoC layer of CPU_ON entryAaron Durbin
2015-04-10arm64: ensure secondary CPU's stack tops are not in the cacheAaron Durbin
2015-04-10arm64: add timeout waiting for CPUs to come onlineAaron Durbin
2015-04-10x86: Support reset routines in bootblockLee Leahy
2015-04-10build system: Fix SeaBIOS integration with multilib compilersPatrick Georgi
2015-04-10arm64: Implement PSCI command supportAaron Durbin
2015-04-10arm64: secmon: add entry point for turned on CPUsAaron Durbin
2015-04-10arm64: secmon: pass online CPUs to secmonAaron Durbin
2015-04-10arm64: psci: use struct cpu_action to track startup entryAaron Durbin
2015-04-10arm64: secmon: prepare for passing more state into secmonAaron Durbin
2015-04-10arm64: secmon: wait for all CPUs to enter secmonAaron Durbin
2015-04-10armv7-m: set stack pointer to _estackDaisuke Nojiri
2015-04-10armv7-m: add bootblock entry pointDaisuke Nojiri
2015-04-10armv7-m: add empty cache routinesDaisuke Nojiri
2015-04-10armv7-m: add armv7-m configurationDaisuke Nojiri
2015-04-09arm64: secmon: direct non-BSP cpus to start before BSPAaron Durbin
2015-04-09arm64: psci: add node hierarchyAaron Durbin
2015-04-09arm64: add malloc support to secmonAaron Durbin
2015-04-09arm64: add mpidr field to cpu_info structAaron Durbin
2015-04-08timer: Add generic udelay() implementationAaron Durbin
2015-04-08arm64: Add timestamp.c to bootblock and verstageFurquan Shaikh
2015-04-08arm: Dump additional fault registers in abort handlersJulius Werner
2015-04-08arm: Add timestamp.c to bootblock and verstageFurquan Shaikh
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-08 12:59:56 +0000