summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2012-02-29Fix x86 cpu_phys_address_sizeKyösti Mälkki
2012-02-17Exit building if romstage.bin is larger than size of XIPzbao
2012-02-07Move SeaBIOS output out of coreboot source treeStefan Reinauer
2012-01-31X86: fix cpu_phys_address_size()Sven Schnelle
2012-01-26pci_ops_mmconf: Move conditional compilation to MakefileVikram Narayanan
2012-01-24pci_ops_conf: Indentation fixesVikram Narayanan
2012-01-24pci_ops_mmconf: Indentation fixesVikram Narayanan
2012-01-20Leave SSE and MMX instructions enabled in corebootStefan Reinauer
2012-01-18Add coreboot version to id areaPatrick Georgi
2012-01-10MTRR: get physical address size from CPUIDSven Schnelle
2012-01-09ACPI: mark empty get_cst_entries() weakSven Schnelle
2011-12-24Only BSP CPU writes CMOS in bootblock codeKyösti Mälkki
2011-12-08Fix ldscript for bootblock .rom sectionKyösti Mälkki
2011-12-05Bootblock does not need a unique boot_cpu()Kyösti Mälkki
2011-11-24Remove unused code files and cosmetic changesKyösti Mälkki
2011-11-22Fix post_code in 16bit entryKyösti Mälkki
2011-11-06Inline Makefile.bootblock.incPatrick Georgi
2011-11-01remove trailing whitespaceStefan Reinauer
2011-10-29Fix coreboot updatesPatrick Georgi
2011-10-28Get rid of the old romstage-as-bootblock ROM layoutPatrick Georgi
2011-10-28Get rid of AUTO_XIP_ROM_BASEPatrick Georgi
2011-10-27Move linux 2.6.11 workaround to generic codePatrick Georgi
2011-10-25SPEEDSTEP: write _CST tablesSven Schnelle
2011-10-25ACPI: Add function for writing _CST tablesSven Schnelle
2011-10-21Extend coreboot table entry for serial portsStefan Reinauer
2011-10-21Add macros for 64bit byte order swappingStefan Reinauer
2011-10-19IOAPIC: fix bitmaskKyösti Mälkki
2011-10-19Drop eh_frame instead of moving it into the image.Stefan Reinauer
2011-10-15cbfs_and_run_core() is not part of the API, make it static.Stefan Reinauer
2011-10-15reformat Makefile.bootblock.inc (>80 lines per char)Stefan Reinauer
2011-10-14Add eh_frame to rom section to fix compilation of coreboot with gcc 4.6Stefan Reinauer
2011-10-13Prevent build breakage without consoles enabledStefan Reinauer
2011-10-13refactor vesa mode setting code and bootsplash codeStefan Reinauer
2011-10-13Fix romstage creation with gcc 4.6 and CAR targetsStefan Reinauer
2011-10-13mptable: Refactor mptable generation some morePatrick Georgi
2011-10-13mptable: Get rid of fixup_virtual_wirePatrick Georgi
2011-10-13mptable: Refactor lintsrc generationPatrick Georgi
2011-09-12Add acpi_get_sleep_type() to i82371eb and P2B _PTS/_WAK methodsTobias Diedrich
2011-08-26Add automatic SMBIOS table generationSven Schnelle
2011-07-22Add xhcbios and ahcibios rom handlingefdesign98
2011-07-12Do full flush on uart8250 only at end of printk.Kevin O'Connor
2011-07-02whitespace-only changes in acpi.c, replaced spaces with tabsCristian Măgherușan-Stanciu
2011-06-22Add the coreboot config to CBFSCristian Măgherușan-Stanciu
2011-05-23We don't have pausing versions of single-IO instructions.Stefan Reinauer
2011-04-26Add support for memory mapped UARTs to coreboot and add the OXPCIe952 as anStefan Reinauer
2011-04-21more ifdef -> if fixes.Stefan Reinauer
2011-04-21more ifdef -> if fixesStefan Reinauer
2011-04-21some ifdef --> if fixesStefan Reinauer
2011-04-20Simplify coreboot's console/console.hStefan Reinauer
2011-04-19Recently the 3 projects using the new AMD reference code have beenScott Duplichan
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 22:54:43 +0000