index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
amd
/
agesa
Age
Commit message (
Expand
)
Author
2017-04-04
AGESA: Reduce typecasting in heapmanager calls
Kyösti Mälkki
2017-04-04
AGESA: Handle HEAP_CALLOUT_RUNTIME allocation more cleanly
Kyösti Mälkki
2017-04-04
AGESA: Adjust heap location for S3 resume path
Kyösti Mälkki
2017-04-04
AGESA: Refactor S3 support functions
Kyösti Mälkki
2017-03-28
AGESA: Fork for new cache-as-ram init code
Kyösti Mälkki
2017-03-28
AGESA: Introduce AGESA_LEGACY and its counterpart
Kyösti Mälkki
2017-03-15
AGESA f14: Fix infinite loop
Kyösti Mälkki
2017-03-10
cpu/amd/agesa: Unify init files
Paul Menzel
2017-03-09
AGESA: Log heap initialisation
Kyösti Mälkki
2017-03-09
AGESA: Fix SSE regression and align stack early
Kyösti Mälkki
2017-03-08
AGESA: Move heap allocator declarations
Kyösti Mälkki
2017-03-07
AGESA: Add agesa_helper.h header
Kyösti Mälkki
2017-02-22
src/cpu/amd: Update/Add license headers to all files
Martin Roth
2016-12-11
ACPI S3: Flip ACPI_HUGE_LOWMEM_BACKUP default
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Flip default to enabled
Kyösti Mälkki
2016-12-01
AGESA: Disable PCI_CFG_EXT_IO
Kyösti Mälkki
2016-12-01
AGESA: Switch to MMCONF_SUPPORT_DEFAULT
Kyösti Mälkki
2016-12-01
AGESA f14: Consolidate early P-states setting
Kyösti Mälkki
2016-12-01
AGESA f14: Consolidate XIP cache
Kyösti Mälkki
2016-11-25
AGESA binaryPI: Fix cache-as-ram for x86_64
Kyösti Mälkki
2016-11-09
amd/cpu: Add details to chip names
Marshall Dawson
2016-11-09
AGESA: Delay ACPI S3 backup until ramstage loader
Kyösti Mälkki
2016-11-09
ACPI S3: Remove HIGH_MEMORY_SAVE where possible
Kyösti Mälkki
2016-10-04
src/cpu: Remove whitespace after sizeof
Elyes HAOUAS
2016-08-23
src/cpu: Capitalize CPU, APIC and IOAPIC typo fix
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize CPU
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize ROM and RAM
Elyes HAOUAS
2016-07-15
AGESA: Use common romstage ram stack
Kyösti Mälkki
2016-07-15
AGESA: Use common ACPI S3 recovery
Kyösti Mälkki
2016-06-22
Ignore RAMTOP for MTRRs
Kyösti Mälkki
2016-06-17
Move definitions of HIGH_MEMORY_SAVE
Kyösti Mälkki
2016-05-18
AGESA vendorcode: Build a common amdlib
Kyösti Mälkki
2016-05-12
AGESA f12: Build as libagesa.a
Kyösti Mälkki
2016-05-12
AGESA f16kb: Build as libagesa.a
Kyösti Mälkki
2016-03-08
Kconfig: Remove unneeded UDELAY_IO redeclaration
Stefan Reinauer
2016-02-14
cpu/amd: Update/Add license headers
Damien Roth
2016-02-02
amd/agesa/family15tn: Add Richland CPU ID
Loic
2016-01-23
cpu/amd: remove .intel_syntax
Patrick Georgi
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-30
AMD mainboards: Fix 64bit BiosCallOuts.c
Stefan Reinauer
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-09-04
x86: remove cpu_incs as romstage Make variable
Aaron Durbin
2015-07-21
cpu: port amd/agesa to 64bit
Stefan Reinauer
2015-05-27
AGESA binaryPI: Drop XIP_ROM_BASE
Kyösti Mälkki
2015-05-27
AGESA: Reduce SPI use by 24kB for S3 support
Kyösti Mälkki
2015-05-27
AGESA: Separate HeapManager declarations from BiosCallOuts
Kyösti Mälkki
2015-05-27
AGESA: Split S3 backup in CBMEM
Kyösti Mälkki
2015-05-26
AGESA: Halt on S3 resume failure
Kyösti Mälkki
2015-05-26
AGESA: Split S3 support file
Kyösti Mälkki
2015-05-26
AGESA: Refactor OEM S3 storage
Kyösti Mälkki
[prev]
[next]