index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
amd
/
car
/
clear_init_ram.c
Age
Commit message (
Expand
)
Author
2006-05-04
core range and set_init_ram_access
Yinghai Lu
2006-04-03
new cache_as_ram support
Yinghai Lu
