summaryrefslogtreecommitdiff
path: root/src/cpu/amd
AgeCommit message (Expand)Author
2013-02-19build system: Retire REQUIRES_BLOBPatrick Georgi
2013-02-19AMD S3: Change S3_VOLATILE_POS to S3_DATA_POSZheng Bao
2013-02-18AMD S3: Program the flash in a bigger data packetZheng Bao
2013-02-18AMD S3: Include the s3_resume.h only when S3 is enabled.Zheng Bao
2013-02-14sconfig: rename lapic_cluster -> cpu_clusterStefan Reinauer
2013-02-14sconfig: rename pci_domain -> domainStefan Reinauer
2013-02-11spi.h: Rename the spi.h to spi-generic.hZheng Bao
2013-02-11AMD S3: Add missing erasing flash sector for saving MTRR registerZheng Bao
2013-02-11AMD S3: Change the hardcoded data size to macros.Zheng Bao
2013-01-25AGESA: Kconfig: Drop useless depends statementPatrick Georgi
2013-01-11AMD: Set the mask of MTRR according to CONFIG_CPU_ADDR_BITSZheng Bao
2012-12-12Claim the SPI bus before writes if the IMC ROM is presentMartin Roth
2012-11-30AMD S3: Leverage the public SPI routineZheng Bao
2012-11-28Remove assembly coded log2 functionRonald G. Minnich
2012-11-28amdk8/amdfam10: Use CAR_GLOBAL for sysinfoPatrick Georgi
2012-11-27Remove AMD special case for LAPIC based udelay()Patrick Georgi
2012-11-27Get rid of drivers classPatrick Georgi
2012-11-20Unify use of bool config variablesStefan Reinauer
2012-11-20Make sure only one udelay function is availableStefan Reinauer
2012-11-16Clean up KconfigStefan Reinauer
2012-11-02AMD agesa: add enable cache at the end of disable_cache_as_ramSiyuan Wang
2012-10-07Remove chip.h files without config structureKyösti Mälkki
2012-09-19C32 legacy code: change CONFIG_CPU_AMD_SOCKET_C32 to CONFIG_CPU_AMD_SOCKET_C3...Siyuan Wang
2012-08-22Auto-declare chip_operationsKyösti Mälkki
2012-08-09Replicate TOP_MEM and TOP_MEM2 from BSP to AP CPUKyösti Mälkki
2012-08-09AMD northbridge: copy TOP_MEM and TOP_MEM2 for distributionKyösti Mälkki
2012-08-09Synchronize rdtsc instructionsStefan Reinauer
2012-08-05AMD S3: Remove the hardcoded volatile positionzbao
2012-08-04Make the device tree available in the rom stageStefan Reinauer
2012-07-22AMD CPUs: Updated CPU list in powernow_acpi.cJukka Rantala
2012-07-18AMD northbridges: drop dead codeKyösti Mälkki
2012-07-16AMD: Fix GFXUMA with 4GB or more RAMKyösti Mälkki
2012-07-16AMD MTRR: fix rounding and renamesKyösti Mälkki
2012-07-16Define global uma_memory variablesKyösti Mälkki
2012-07-14Remove useless file from building.zbao
2012-07-03AGESA F15 wrapper for Trinityzbao
2012-05-08Some more #if cleanupPatrick Georgi
2012-05-08Clean up #ifsPatrick Georgi
2012-05-01Move VSA support from x86 to GeodePatrick Georgi
2012-05-01Make geode_lx use the vsa from blobs repositoryPatrick Georgi
2012-04-30Rework ACPI CST table generationStefan Reinauer
2012-04-27Move top level pc80 directory to drivers/Stefan Reinauer
2012-04-25Replace cache control magic numbers with symbolsPatrick Georgi
2012-04-22amd: Fix unused variable warningVikram Narayanan
2012-04-16S3 code in coreboot public folder.zbao
2012-04-12S3 code in vendorcode folder.zbao
2012-04-02S3 code whitespaces changes.zbao
2012-03-16Rename AMD_AGESA to CPU_AMD_AGESAKyösti Mälkki
2012-03-16Fix AMD Agesa leaking KconfigKyösti Mälkki
2012-02-20Fix MTRR TOM2 WB cache setup for AMD CPUs > revF.Marc Jones
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 19:01:15 +0000