index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
car
/
p4-netburst
Age
Commit message (
Expand
)
Author
2019-09-10
AUTHORS: Move src/cpu/intel copyrights into AUTHORS file
Martin Roth
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-02-10
cpu/intel/car/*/cache_as_ram.S: Add brackets around operand
Arthur Heymans
2019-01-17
cpu/intel/car: Remove unneeded white space
Elyes HAOUAS
2019-01-13
arch/x86: Drop Kconfig AP_SIPI_VECTOR
Kyösti Mälkki
2019-01-13
cpu/intel/car/p4: Update microcode in CAR setup
Arthur Heymans
2019-01-08
cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCK
Kyösti Mälkki
2018-10-04
cpu/intel/car: Fix typo
Elyes HAOUAS
2018-09-18
cpu/*/car: fix ancient URL explaining XIP range run-time calculation
Stefan Tauner
2018-08-13
cpu/intel/car: Align the stack to 16 bytes before romstage_main
Arthur Heymans
2018-06-27
cpu/intel/p4-netburst: skip caching rom on model_fxx
Arthur Heymans
2018-06-27
x86/car: Replace reference of copy_and_run location
Kyösti Mälkki
2018-06-02
cpu/intel/car: Prepare for some POSTCAR_STAGE support
Kyösti Mälkki