summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/romstage.c
AgeCommit message (Expand)Author
2014-01-15Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRRKyösti Mälkki
2013-12-01slippy/falco/peppy: Fix SPD GPIO initialization.Aaron Durbin
2013-09-21CBMEM: Always select CAR_MIGRATIONKyösti Mälkki
2013-09-21timestamps: Stash early timestamps in CAR_GLOBALKyösti Mälkki
2013-09-21timestamps intel: Move timestamp scratchpad to chipsetKyösti Mälkki
2013-07-10ec: Add romstage function for checking and rebooting ECDuncan Laurie
2013-05-16haswell: enable cache-as-ram migrationAaron Durbin
2013-05-08copy_and_run: drop boot_complete parameterStefan Reinauer
2013-05-07haswell: use asmlinkage for assembly-called funcsAaron Durbin
2013-03-22haswell: vboot path support in romstageAaron Durbin
2013-03-22haswell: use dynamic cbmemAaron Durbin
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21haswell: RESET_ON_INVALID_RAMSTAGE_CACHE optionAaron Durbin
2013-03-21haswell: implement ramstage caching in SMM regionAaron Durbin
2013-03-21haswell: set TSEG as WB cacheable in romstageAaron Durbin
2013-03-21haswell: use s3_resume field in romstage_handoffAaron Durbin
2013-03-21haswell: support for CONFIG_RELOCATABLE_RAMSTAGEAaron Durbin
2013-03-18haswell: add romstage_after_car() functionAaron Durbin
2013-03-18haswell: move call site of save_mrc_data()Aaron Durbin
2013-03-18haswell: romstage: pass stack pointer and MTRRsAaron Durbin
2013-03-18haswell: unify romstage logicAaron Durbin
2013-03-18haswell: adjust CAR usageAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-15 19:00:10 +0000