index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
haswell
Age
Commit message (
Expand
)
Author
2018-11-30
cpu/intel/common: Use a common acpi/cpu.asl file
Arthur Heymans
2018-11-30
cpu/intel/haswell: Rework acpi/cpu.asl
Arthur Heymans
2018-11-16
src: Remove unneeded include <cbfs.h>
Elyes HAOUAS
2018-11-12
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-11-01
cpu/intel/haswell: Only change the slow ramp rate for ULT CPUs
Tristan Corrick
2018-11-01
cpu/intel/haswell: Allow use of TSC for the monotonic timer
Tristan Corrick
2018-11-01
cpu/intel/haswell: Add the CPUID for Haswell C0 CPUs
Tristan Corrick
2018-10-22
intel: Use CF9 reset (part 1)
Patrick Rudolph
2018-10-11
src: Move common IA-32 MSRs to <cpu/x86/msr.h>
Elyes HAOUAS
2018-10-05
src: Fix MSR_PKG_CST_CONFIG_CONTROL register name
Elyes HAOUAS
2018-09-28
src/*: normalize Google copyright headers
Patrick Georgi
2018-08-13
src: Get rid of non-local header treated as local
Elyes HAOUAS
2018-08-09
src/cpu: Fix typo
Elyes HAOUAS
2018-07-25
drivers/tpm: Add TPM ramstage driver for devices without vboot.
Philipp Deppenwiese
2018-07-24
cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSx
Arthur Heymans
2018-06-14
cpu/intel/haswell: Use the common intel romstage_main function
Arthur Heymans
2018-06-06
arch/x86: Make RELOCATABLE_RAMSTAGE the default
Kyösti Mälkki
2018-06-05
cpu/intel/haswell: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE support
Arthur Heymans
2018-06-04
security/tpm: Unify the coreboot TPM software stack
Philipp Deppenwiese
2018-04-30
cpu/intel: Get rid of device_t
Elyes HAOUAS
2018-04-20
pci: Move inline PCI functions to pci_ops.h
Patrick Rudolph
2018-02-06
cpu/intel/haswell: Don't select PARALLEL_CPU_INIT
Arthur Heymans
2018-01-18
security/tpm: Change TPM naming for different layers.
Philipp Deppenwiese
2018-01-18
security/tpm: Move tpm TSS and TSPI layer to security section
Philipp Deppenwiese
2017-11-23
Constify struct cpu_device_id instances
Jonathan Neuschäfer
2017-10-04
chromeec: Remove checks for EC in RO
Daisuke Nojiri
2017-09-11
cpu/x86/mp_init: remove adjust_cpu_apic_entry()
Aaron Durbin
2017-07-06
cpu/intel/haswell: Fix undefined behavior
Ryan Salsamendi
2017-06-28
cpu/intel: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2017-06-28
cpu/*: Add whitespace around '<<'
Elyes HAOUAS
2017-06-16
haswell: add CBMEM_MEMINFO table when initing RAM
Matt DeVillier
2017-06-07
Use more secure HTTPS URLs for coreboot sites
Paul Menzel
2017-03-16
cpu/intel: Wrap lines at 80 columns
Lee Leahy
2017-03-16
cpu/intel: Fix brace issues detected by checkpatch.pl
Lee Leahy
2017-03-16
cpu/intel: Add int to unsigned
Lee Leahy
2017-03-16
cpu/intel: Fix the spacing issues
Lee Leahy
2017-03-16
cpu/intel: Indent with tabs
Lee Leahy
2016-12-27
cpu/intel/common: Add/Use common function to set virtualization
Matt DeVillier
2016-12-06
CPU: Declare cpu_phys_address_size() for all arch
Kyösti Mälkki
2016-12-01
romstage_handoff: remove code duplication
Aaron Durbin
2016-11-18
intel post-car: Increase stacktop alignment
Kyösti Mälkki
2016-11-11
intel cache-as-ram: Unify stack setup
Kyösti Mälkki
2016-10-31
lib/prog_loaders: use common ramstage_cache_invalid()
Aaron Durbin
2016-08-23
src/cpu: Capitalize CPU, APIC and IOAPIC typo fix
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize CPU
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize ROM and RAM
Elyes HAOUAS
2016-07-23
intel/haswell: Remove useless MTRR clear
Kyösti Mälkki
2016-07-23
intel/haswell post-car: Minor fix on MTRR setting
Kyösti Mälkki
2016-07-23
intel/haswell: Add asmlinkage for romstage_after_car()
Kyösti Mälkki
[next]