summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell
AgeCommit message (Expand)Author
2019-08-11intel/haswell: Move platform_enter_postcar()Kyösti Mälkki
2019-08-03intel/haswell: Move stage_cache support functionKyösti Mälkki
2019-07-13intel/haswell: Replace monotonic timerKyösti Mälkki
2019-07-13cpu/x86: Move smm_lock() prototypeKyösti Mälkki
2019-07-09arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki
2019-07-09cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-07-04arch/x86: Adjust size of postcar stackKyösti Mälkki
2019-07-01Use 3rdparty/intel-microcodeArthur Heymans
2019-06-22src/cpu: Use 'include <stdlib.h>' when appropriateElyes HAOUAS
2019-06-21cpu: Add missing #include <commonlib/helpers.h>Elyes HAOUAS
2019-06-21cpu/intel/haswell: Link monotonic_timer.c in early stagesArthur Heymans
2019-06-21cpu/intel/haswell: Link tsc_freq.c in the bootblockArthur Heymans
2019-06-21cpu/intel/{haswell,model_206{5,a}x}: Use MSR_CORE_THREAD_COUNT for msr at 0x35Elyes HAOUAS
2019-04-25cpu/intel/car/non-evict: Select NO_FIXED_XIP_ROM_SIZEArthur Heymans
2019-04-21nb/intel/haswell: Add an option for where verstage startsArthur Heymans
2019-04-21cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-03-27Move calls to quick_ram_check() before CBMEM initKyösti Mälkki
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-16src: Drop unused '#include <halt.h>'Elyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-06src: Drop unused include <arch/acpi.h>Elyes HAOUAS
2019-03-04arch/io.h: Drop unnecessary includeKyösti Mälkki
2019-02-25security/vboot: Add measured boot modePhilipp Deppenwiese
2019-02-12postcar: Make more use of postcar_frame_add_romcache()Nico Huber
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2019-01-03nb/intel/haswell: Add support for PEGTristan Corrick
2018-12-28arch/x86: SSE2 implies SSE supportKyösti Mälkki
2018-12-20cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()Matt DeVillier
2018-12-18cpu: Remove unneeded include <pc80/mc146818rtc.h>Elyes HAOUAS
2018-12-13cpuid: Add helper function for cpuid(1) functionsSubrata Banik
2018-11-30cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans
2018-11-30cpu/intel/haswell: Rework acpi/cpu.aslArthur Heymans
2018-11-16src: Remove unneeded include <cbfs.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-11-01cpu/intel/haswell: Only change the slow ramp rate for ULT CPUsTristan Corrick
2018-11-01cpu/intel/haswell: Allow use of TSC for the monotonic timerTristan Corrick
2018-11-01cpu/intel/haswell: Add the CPUID for Haswell C0 CPUsTristan Corrick
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-05src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-08-13src: Get rid of non-local header treated as localElyes HAOUAS
2018-08-09src/cpu: Fix typoElyes HAOUAS
2018-07-25drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese
2018-07-24cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans
2018-06-14cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-06-05cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans