index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
Age
Commit message (
Expand
)
Author
2016-06-22
intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-22
intel/model_2065x: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-22
intel cache-as-ram: Fix comment about MTRRs
Kyösti Mälkki
2016-06-21
intel/model_6ex: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-21
intel/car/cache_as_ram_ht.inc: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-21
intel/car/cache_as_ram.inc: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-18
intel: Fix romstage main() with asmlinkage
Kyösti Mälkki
2016-06-18
intel/cache_as_ram_ht.inc: Fix include
Kyösti Mälkki
2016-06-18
intel cache_as_ram: Fix typo in comment
Kyösti Mälkki
2016-06-17
intel/model_206ax: Move platform specific defines
Kyösti Mälkki
2016-06-17
Move definitions of HIGH_MEMORY_SAVE
Kyösti Mälkki
2016-06-17
Fix some cbmem.h includes
Kyösti Mälkki
2016-05-06
{cpu,soc}/intel: remove unused smm_init() function
Aaron Durbin
2016-05-06
cpu/intel/haswell: convert to using common MP and SMM init
Aaron Durbin
2016-05-04
cpu/x86: remove BACKUP_DEFAULT_SMM_REGION option
Aaron Durbin
2016-05-02
cpu/x86/mp_init: remove unused callback arguments
Aaron Durbin
2016-03-10
northbridge/intel/i440bx: Unify UDELAY selection
Stefan Reinauer
2016-03-08
x86 chipsets: utilize x86_setup_mtrrs_with_detect()
Aaron Durbin
2016-02-26
tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"
Denis 'GNUtoo' Carikli
2016-02-14
CPU/intel: Add missing license headers
Damien Roth
2016-02-12
Make MRC vs native a config rather than making a separate chipset for it.
Vladimir Serbinenko
2016-02-10
cpu/intel/microcode: allow microcode to be loaded in romstage
Aaron Durbin
2015-12-06
Remove #ifdef checks on Kconfig symbols
Martin Roth
2015-12-06
fsp_model_406dx: use external microcode .h files for rangeley
Martin Roth
2015-12-02
x86/smm: Initialize SMM on some CPUs one-by-one
Damien Zammit
2015-11-24
cpu/intel/socket_FCBGA559: Add new socket for Atom D5xx
Damien Zammit
2015-11-20
fsp1_0: Remove hardcoded microcode locations
Martin Roth
2015-11-16
intel/fsp_model_406dx: Load APs microcode in model_406dx_init
David Guckian
2015-11-16
intel/fsp_rangeley: Load BSP microcode in bootblock
David Guckian
2015-11-10
cpu/intel: Add socket BGA1284
Marc Jones
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
sandybridge: Disable parallel CPU initialization
Nico Huber
2015-10-28
cpu/intel/fsp_model_206ax: Load microcode in coreboot
Martin Roth
2015-10-23
cpu/intel: Move Power notification ASL code into `common/acpi`
Paul Menzel
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-10-14
Revert "Remove FSP Rangeley SOC and mohonpeak board support"
Martin Roth
2015-10-08
arch/x86/bootblock: Do not include non-code files in bootblock.S
Alexandru Gagniuc
2015-10-07
x86/bootblock: Use LDFLAGS_bootblock to enable garbage collection
Alexandru Gagniuc
2015-10-03
Remove FSP Rangeley SOC and mohonpeak board support
Alexandru Gagniuc
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-10-03
sandybridge ivybridge: Treat native init as first class citizen
Alexandru Gagniuc
2015-09-30
cpu: microcode: Use microcode stored in binary format
Alexandru Gagniuc
2015-09-24
coreboot: move TS_END_ROMSTAGE to one spot
Aaron Durbin
2015-09-09
intel/model_2065x/Kconfig: Don't use LAPIC_MONOTONIC_TIMER
Martin Roth
2015-09-04
x86: remove cpu_incs as romstage Make variable
Aaron Durbin
2015-08-25
Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig
Martin Roth
2015-07-29
Add SoC specific microcode update check in ramstage
Rizwan Qureshi
2015-07-07
x86: Drop -Wa,--divide
Stefan Reinauer
2015-06-10
model_2065x: Use common i945-ivy TSEG SMM init.
Vladimir Serbinenko
[next]