index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
x86
/
32bit
/
entry32.inc
Age
Commit message (
Expand
)
Author
2020-04-04
src/cpu: Use SPDX for GPL-2.0-only files
Angel Pons
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-01-16
buildsystem: Promote rules.h to default include
Kyösti Mälkki
2018-05-03
arch/x86: Relocate GDT in verstage, romstage, and postcar
Hannah Williams
2017-02-22
src/cpu/x86: Update/Add license headers to all files
Martin Roth
2016-03-04
arch/x86: always use _start as entry symbol for all stages
Aaron Durbin
2015-11-19
x86: Add Kconfig to disable early bootblock postcodes
Martin Roth
2015-06-20
cpu: x86 port to 64bit
Stefan Reinauer
2015-06-08
Remove empty lines at end of file
Elyes HAOUAS
2012-02-17
Remove whitespace.
Patrick Georgi
2011-04-11
Unify use of post_code
Alexandru Gagniuc
2010-09-23
Whitespace/typo/cosmetic fixes (trivial).
Uwe Hermann
2010-08-14
clean up comment in entry32.inc
Stefan Reinauer
2010-04-27
Since some people disapprove of white space cleanups mixed in regular commits
Stefan Reinauer
2010-04-01
-Â get rid of ASM_CONSOLE_LOGLEVEL except in two assembler files.
Stefan Reinauer
2008-01-18
Rename almost all occurences of LinuxBIOS to coreboot.
Stefan Reinauer
2007-04-06
This is part of the outstanding mcp55 commit from January 18th. It will
Yinghai Lu
2004-11-04
tell people that the segment descriptors are different for ROMCC and
Li-Ta Lo
2004-10-14
- Add new cvs code to cvs
Eric Biederman