index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
x86
/
mtrr
Age
Commit message (
Expand
)
Author
2015-10-15
cpu/x86/mtrr: Add MTRR index and total MTRRs to error message
Paul Menzel
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-07-12
Verify Kconfigs symbols are not zero for hex and int type symbols
Martin Roth
2015-07-12
Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()
Martin Roth
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-09-25
x86/mtrr: Enable MTRR's before enabling caching
Isaac Christensen
2014-09-24
x86: Minimize work done with the caches disabled in mtrr functions.
Gabe Black
2014-06-30
x86 MTRR: Drop unused return value
Kyösti Mälkki
2014-06-30
Use MTRR defines
Kyösti Mälkki
2014-02-25
Remove CACHE_ROM.
Vladimir Serbinenko
2014-02-09
mtrr: only add prefetchable resources as WRCOMB for VGA devices
Aaron Durbin
2014-02-06
MTRR: Mark all prefetchable resources as WRCOMB.
Vladimir Serbinenko
2014-02-06
mtrr: retry fitting w/o WRCOMB if usage exceeds BIOS allocation
Aaron Durbin
2014-01-26
src/cpu: Fix spelling of MTTR to MTRR
Paul Menzel
2014-01-15
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
Kyösti Mälkki
2013-12-26
AMD boards (non-AGESA): Cleanup earlymtrr.c includes
Kyösti Mälkki
2013-10-03
cpu/x86/mtrr/mtrr.c: Remove superfluous assignment to `type_index`
Paul Menzel
2013-07-11
cpu: Fix spelling
Martin Roth
2013-05-01
x86: use boot state callbacks to disable rom cache
Aaron Durbin
2013-04-04
AMD: Drop six copies of wrmsr_amd and rdmsr_amd
Kyösti Mälkki
2013-04-01
boot: add disable_cache_rom() function
Aaron Durbin
2013-03-29
x86: mtrr: optimize hole carving above 4GiB
Aaron Durbin
2013-03-29
x86: mtrr: add hole punching support
Aaron Durbin
2013-03-29
x86: add rom cache variable MTRR index to tables
Aaron Durbin
2013-03-29
x86: mtrr: add CONFIG_CACHE_ROM support
Aaron Durbin
2013-03-29
mtrr: honor IORESOURCE_WRCOMB
Aaron Durbin
2013-03-29
x86: add new mtrr implementation
Aaron Durbin
2013-03-22
x86: unify amd and non-amd MTRR routines
Aaron Durbin
2013-03-15
Google Link: Add remaining code to support native graphics
Ronald G. Minnich
2012-08-01
Intel Sandybridge: add reserved memory as resources
Kyösti Mälkki
2012-07-24
Rename cache_lbmem() to cache_ramstage()
Stefan Reinauer
2012-07-24
MTRR: drop repetetive debug message
Stefan Reinauer
2012-07-16
Check for IORESOURCE_UMA_FB in MTRR setup
Kyösti Mälkki
2012-07-16
Define global uma_memory variables
Kyösti Mälkki
2012-07-12
Drop Kconfig VAR_MTRR_HOLE option
Kyösti Mälkki
2012-05-30
Fix the location of "Setting variable MTRR" printk.
Denis 'GNUtoo' Carikli
2012-05-08
Some more #if cleanup
Patrick Georgi
2012-04-06
Cache 8MB flash instead of 4MB
Stefan Reinauer
2012-03-30
Make MTRR min hole alignment 64MB
Duncan Laurie
2012-03-30
Fix MB calculation in the reporting of the MTRR hole
Duncan Laurie
2012-03-30
MTRR: add alternate allocation method for odd memory maps
Duncan Laurie
2012-03-30
Add an option to keep the ROM cached after romstage
Stefan Reinauer
2012-01-10
MTRR: get physical address size from CPUID
Sven Schnelle
2011-10-28
Get rid of AUTO_XIP_ROM_BASE
Patrick Georgi
2011-04-14
earlymtrr.c: wipe some dead code, use names instead of numbers and some
Stefan Reinauer
2011-01-19
Now that the VIA code is run above 1Meg (like other boards), it should
Kevin O'Connor
2010-11-13
MTRR related improvements for AMD family 10h and family 0Fh systems
Scott Duplichan
2010-09-30
Rename build system variables to be more intuitive, and
Patrick Georgi
2010-08-30
We call this cache as ram everywhere, so let's call it the same in Kconfig
Stefan Reinauer
2010-08-01
make early_mtrr_init() invisible for cache as ram targets as it breaks them.
Stefan Reinauer
[next]