index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
x86
Age
Commit message (
Expand
)
Author
2012-02-17
Remove whitespace.
Patrick Georgi
2012-01-23
post code: Replaced hard-coded post code with macro
Vikram Narayanan
2012-01-21
trivial: spelling fixes in comments
Vikram Narayanan
2012-01-20
Leave SSE and MMX instructions enabled in coreboot
Stefan Reinauer
2012-01-10
MTRR: get physical address size from CPUID
Sven Schnelle
2011-12-05
Bootblock does not need a unique boot_cpu()
Kyösti Mälkki
2011-11-24
Remove unused code files and cosmetic changes
Kyösti Mälkki
2011-11-22
Fix post_code in 16bit entry
Kyösti Mälkki
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-11-01
Remove XIP_ROM_BASE
Patrick Georgi
2011-10-28
Get rid of AUTO_XIP_ROM_BASE
Patrick Georgi
2011-10-15
SMM: Move wbinvd after pmode jump
Stefan Reinauer
2011-10-13
Load an IDT with NULL limit
Stefan Reinauer
2011-09-12
Miscellaneous AMD F14 warning fixes
efdesign98
2011-07-22
Add SSE3 dependent code
efdesign98
2011-07-04
Small SMM fixups
Rudolf Marek
2011-06-18
SMM: flush caches after disabling caching
Sven Schnelle
2011-06-15
SMM: don't overwrite SMM memory on resume
Sven Schnelle
2011-05-10
This replaces the fixed shift values in the apic timer init with macros.
Vikram Narayanan
2011-04-26
Add support for memory mapped UARTs to coreboot and add the OXPCIe952 as an
Stefan Reinauer
2011-04-19
Fix some more misuses of ifdef/if defined
Stefan Reinauer
2011-04-14
drop half an uart8250 implementation from smiutil and use the common code
Stefan Reinauer
2011-04-14
earlymtrr.c: wipe some dead code, use names instead of numbers and some
Stefan Reinauer
2011-04-14
drop incorrectly used CONFIG_ROM_IMAGE_SIZE and unused CONFIG_ARCH
Stefan Reinauer
2011-04-11
Unify use of post_code
Alexandru Gagniuc
2011-01-19
Now that the VIA code is run above 1Meg (like other boards), it should
Kevin O'Connor
2010-12-18
SMM for AMD K8 Part 1/2
Stefan Reinauer
2010-12-18
Support Intel SCH (Poulsbo) and add iwave/iWRainbowG6 board
Patrick Georgi
2010-12-16
- Fix shortcoming in Kconfig when handling multiple "choice"s
Stefan Reinauer
2010-11-22
Printing coreboot debug messages on VGA console is pretty much useless, since
Stefan Reinauer
2010-11-13
MTRR related improvements for AMD family 10h and family 0Fh systems
Scott Duplichan
2010-10-20
Now that no boards set RAMBASE < 1M, get rid of some dead code. Trivial.
Myles Watson
2010-10-19
To reduce boot time, remove the double startup IPI and 10 ms delay from lapic...
Scott Duplichan
2010-09-30
Rename build system variables to be more intuitive, and
Patrick Georgi
2010-09-29
Forgot to 'svn add' src/cpu/x86/name (trivial).
Uwe Hermann
2010-09-27
Add a few missing license headers based on svn logs, and also add a
Uwe Hermann
2010-09-23
Whitespace/typo/cosmetic fixes (trivial).
Uwe Hermann
2010-09-09
Adapt comment, too. (trivial)
Patrick Georgi
2010-09-08
Make timer2 the default choice for TSC initialization.
Patrick Georgi
2010-09-07
2ms is enough time to accurately obtain the clock rate.
Kevin O'Connor
2010-08-30
We call this cache as ram everywhere, so let's call it the same in Kconfig
Stefan Reinauer
2010-08-14
clean up comment in entry32.inc
Stefan Reinauer
2010-08-01
make early_mtrr_init() invisible for cache as ram targets as it breaks them.
Stefan Reinauer
2010-08-01
- fix SMM code relocation race
Stefan Reinauer
2010-05-30
don't generate C source code file but use objcopy to include the SMM blob.
Stefan Reinauer
2010-04-27
Since some people disapprove of white space cleanups mixed in regular commits
Stefan Reinauer
2010-04-25
drop "arch/asm.h" and "arch/intel.h" and create "cpu/x86/post_code.h"
Stefan Reinauer
2010-04-14
drop quite a lot of dead code that did nothing but produce warnings and make
Stefan Reinauer
2010-04-14
move cpu/x86/car to cpu/intel/car as previously discussed on the mailing list.
Stefan Reinauer
2010-04-12
Move the CPU specific includes from
Patrick Georgi
[next]