summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2021-02-15src: use ARRAY_SIZE where possiblePatrick Georgi
2021-02-14cpu/intel/haswell: Constify ACPI c-state arraysAngel Pons
2021-02-14cpu/intel/haswell: Drop c-state table indirectionAngel Pons
2021-02-14cpu/intel/model_206ax: Drop c-state table indirectionAngel Pons
2021-02-14cpu/intel/model_206ax: Replace `generate_cstate_entries`Angel Pons
2021-02-12cpu/intel/haswell/acpi.c: Correct `get_cores_per_package`Angel Pons
2021-02-11src: Remove unused <arch/cpu.h>Elyes HAOUAS
2021-02-11cpu/intel/microcode: Fix typo in function parameterElyes HAOUAS
2021-02-04mb/emulation/qemu: Fix SMP bootPatrick Rudolph
2021-02-02treewide [Kconfig]: Remove useless commentElyes HAOUAS
2021-02-01cpu/x86/name/name.c: Clean up includesElyes HAOUAS
2021-02-01sb/intel/i82801gx,ix: Drop MPEN from GNVSKyösti Mälkki
2021-02-01cpu/x86/mp_init.c: Print out the microcode revision of APsArthur Heymans
2021-02-01cpu/intel/microcode: Reuse existing function to read MCU revisionArthur Heymans
2021-02-01soc/intel/*: Get rid of custom microcode cachingPatrick Rudolph
2021-01-28cpu/intel/socket_LGA775: Align CAR DCACHE_RAM_BASE to SIZEArthur Heymans
2021-01-28cpu/intel/microcode: Add caching layer in intel_microcode_findPatrick Rudolph
2021-01-28cpu/intel/common/fsb.c: Correct code styleFrans Hendriks
2021-01-28cpu/amd/agesa/family15tn/fixme.cFrans Hendriks
2021-01-28arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limitsKyösti Mälkki
2021-01-28arch/x86: Top-align .init in bootblockKyösti Mälkki
2021-01-28cpu/x86: Rename __protected_start symbolKyösti Mälkki
2021-01-28cpu/x86: Link entry32.incKyösti Mälkki
2021-01-28cpu/x86: Link reset16.incKyösti Mälkki
2021-01-28cpu/x86: Link entry16.incKyösti Mälkki
2021-01-26cpu/intel/common/fsb.c: Add Broadwell CPUID modelsAngel Pons
2021-01-26cpu/x86/smm: Remove unused APMC for C-state and P-stateKyösti Mälkki
2021-01-25cpu/x86/smm: Use common APMC loggingKyösti Mälkki
2021-01-24cpu/intel/model_2065x: Drop configurable TDP copy-pastaAngel Pons
2021-01-24cpu/intel/model_2065x: Drop unused c-state codeAngel Pons
2021-01-24soc/intel/broadwell: Move romstage.c to HaswellAngel Pons
2021-01-24soc/intel/broadwell: Use Haswell CPU headersAngel Pons
2021-01-24cpu/intel/haswell: Add Broadwell CPUIDs and microcodeAngel Pons
2021-01-24cpu/intel/haswell: Set C9/C10 vccminAngel Pons
2021-01-24cpu/intel/haswell: Add fast ramp voltage for BroadwellAngel Pons
2021-01-22cpu/intel/haswell: Enable timed MWAIT if supportedAngel Pons
2021-01-21cpu/intel/haswell: Clean up CPUID definitionsAngel Pons
2021-01-21cpu/intel/haswell: Add s0ix supportAngel Pons
2021-01-21cpu/intel/socket_LGA775: Increase DCACHE_RAM_SIZEElyes HAOUAS
2021-01-19cpu/x86/sipi_vector.S: Fix reading MCU revisionArthur Heymans
2021-01-18cpu/x86/smm/smm_module_loaderv2.c: Remove repeated wordElyes HAOUAS
2021-01-18cpu/x86/mtrr/earlymtrr.c: Remove repeated wordElyes HAOUAS
2021-01-18cpu/intel/smm/gen1/smmrelocate.c: Remove repeated wordElyes HAOUAS
2021-01-15build system: Always add coreboot.pre dependency to intermediatesPatrick Georgi
2021-01-15cpu/intel/haswell/acpi.c: Use C-state enum definitionsAngel Pons
2021-01-15cpu/intel/haswell: Factor out ACPI C-state valuesAngel Pons
2021-01-15cpu/intel/*init: Remove obsolete cache enablePatrick Rudolph
2021-01-15cpu/mp_init: Fix microcode lockPatrick Rudolph
2021-01-15cpu/x86/mpinit: Serialize microcode updates for HT threadsPatrick Rudolph
2021-01-14build system: Structure and serialize INTERMEDIATEPatrick Georgi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-07 11:14:55 +0000