summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2006-08-03Changelog:Indrek Kruusa
2006-08-02Add newer Via Nehemiah stepping levels.Jonathan McDowell
2006-08-02Geode LX: this patch adds configuration/status/self-test MSR definitionsIndrek Kruusa
2006-07-28This patch adds support for the AMD LX cpu. Ron Minnich
2006-07-24add framework for i440bx chipsetRichard Smith
2006-06-20Fixes from AMD. Tested to build on rumba and olpc, and builds. Ronald G. Minnich
2006-06-18* delete two empty filesStefan Reinauer
2006-06-14add k8 processor name handling as required by the k8 revision guide.Stefan Reinauer
2006-06-14remove erroneous cache disable.Ronald G. Minnich
2006-06-10changes from AMD for making OLPC video work.Ronald G. Minnich
2006-06-08further development of OLPC. Set vsm size to 35k. add PCI IRQ for USB. Ronald G. Minnich
2006-05-25add DK8HTX support. Ronald G. Minnich
2006-05-18init the ECC for BSP and AP at the same time. So reduce init cpus timeYinghai Lu
2006-05-18cleanup some of the compressed rom stream ugliness -- more to do!Ronald G. Minnich
2006-05-06Use a real variable to configure rom base for vsa ...Ronald G. Minnich
2006-05-04fix the treeStefan Reinauer
2006-05-04core range and set_init_ram_accessYinghai Lu
2006-05-04rm unused fileYinghai Lu
2006-05-04merge zrom to rom_stream and print olen ilenYinghai Lu
2006-05-03oops! Slap me on the head for this one. Quick fix for ward untilStefan Reinauer
2006-05-02add automatic payload compression method to LinuxBIOSStefan Reinauer
2006-05-02Fall back to pre-broken settings and setup for GX2. Ronald G. Minnich
2006-04-27code cleanup, comments addedLi-Ta Lo
2006-04-20boot to kernelLi-Ta Lo
2006-04-13add SystemPreInit() and supportRonald G. Minnich
2006-04-13minor modificationLi-Ta Lo
2006-04-10add cpureginit to romcc code.Ronald G. Minnich
2006-04-10clean up gx2def.h a bit. Ronald G. Minnich
2006-04-06add bug support for 2.1Ronald G. Minnich
2006-04-06reformat Li-Ta Lo
2006-04-06more fix for vsm, not working yetLi-Ta Lo
2006-04-03did I commit the last change?Li-Ta Lo
2006-04-03new cache_as_ram support Yinghai Lu
2006-03-22added this fileRonald G. Minnich
2006-03-21add vsm supportRonald G. Minnich
2006-03-21cpubug is fine. Ronald G. Minnich
2006-03-20added definitions. added cpubug support. added object. Commented out Ronald G. Minnich
2006-03-19small cleanup attempt in sc520 code. there needs to be some major springStefan Reinauer
2006-03-17- sc520 updates. move PAR setup to mainboard auto.cStefan Reinauer
2006-03-17fix mmcrval, small cosmetics to raminitStefan Reinauer
2006-02-28remove unused GX1 asm codeLi-Ta Lo
2006-02-27more GX2 commitLi-Ta Lo
2006-01-28renameRonald G. Minnich
2006-01-27adding preliminary, and almost certainly wrong, rumba support. Ronald G. Minnich
2006-01-09don't need copy_secondary_start_to_1m_below for non-smpYinghai Lu
2006-01-041M boundary for _RAMBASE=1M, and CONFIG_LB_TOPK 8M above supportYinghai Lu
2005-12-14indirect jmp with *Yinghai Lu
2005-12-14from issue 53: don't set TOM2 if 4G less mem installed, opt for init_eccYinghai Lu
2005-12-14support HDT disassembly when cache as ram auto stageYinghai Lu
2005-12-14issue 51 and 52: set mtrr for ap before stop it, and _RAMBASE above 1MYinghai Lu
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-15 19:05:50 +0000