summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2017-06-07Use more secure HTTPS URLs for coreboot sitesPaul Menzel
2017-05-30arch/x86: Add function to determine if we're currently running from CARJulius Werner
2017-05-27CBMEM: Clarify CBMEM_TOP_BACKUP function usageKyösti Mälkki
2017-05-19drivers/spi/spi_flash: Pass in flash structure to fill in probeFurquan Shaikh
2017-05-18AMD MTRR: Add common add_uma_resource_below_tolm()Kyösti Mälkki
2017-05-16cpu/intel/turbo: Add option to disable turboSubrata Banik
2017-04-28nb/amd/amdk8: Link reset_test.cArthur Heymans
2017-04-27nb/amd/amdk8: Link raminit_f.cArthur Heymans
2017-04-15AGESA: Unify heap locationKyösti Mälkki
2017-04-08arch/x86: remove CAR global migration when postcar stage is usedAaron Durbin
2017-04-06northbridge/amd/stoney: Add FT4 packageMarshall Dawson
2017-04-05AGESA: Disable CAR with empty stackKyösti Mälkki
2017-04-05AGESA: BIST is already preservedKyösti Mälkki
2017-04-05AGESA: Move romstage main entry under cpuKyösti Mälkki
2017-04-05AGESA: Move amd_initmmio() callKyösti Mälkki
2017-04-04AGESA: Reduce typecasting in heapmanager callsKyösti Mälkki
2017-04-04AGESA: Handle HEAP_CALLOUT_RUNTIME allocation more cleanlyKyösti Mälkki
2017-04-04AGESA: Adjust heap location for S3 resume pathKyösti Mälkki
2017-04-04AGESA: Refactor S3 support functionsKyösti Mälkki
2017-03-28AGESA: Fork for new cache-as-ram init codeKyösti Mälkki
2017-03-28AGESA: Introduce AGESA_LEGACY and its counterpartKyösti Mälkki
2017-03-19cpu/x86: add a barrier with timeoutBora Guvendik
2017-03-16binaryPI: Fix SSE regression and align stack earlyKyösti Mälkki
2017-03-16cpu/intel: Fix the remaining issues detected by checkpatchLee Leahy
2017-03-16cpu/intel: Wrap lines at 80 columnsLee Leahy
2017-03-16cpu/intel: Fix brace issues detected by checkpatch.plLee Leahy
2017-03-16cpu/intel: Add int to unsignedLee Leahy
2017-03-16cpu/intel: Fix the spacing issuesLee Leahy
2017-03-16cpu/intel: Indent with tabsLee Leahy
2017-03-16cpu/x86: Fix misc. remaining issues detected by checkpatchLee Leahy
2017-03-16cpu/x86: Wrap lines at 80 columnsLee Leahy
2017-03-16cpu/x86: Add int to unsignedLee Leahy
2017-03-16cpu/x86: Remove braces and else if unnecessaryLee Leahy
2017-03-16cpu/x86: Use tabs for indentLee Leahy
2017-03-16cpu/x86: Fix various issues detected by checkpatch.plLee Leahy
2017-03-16src/cpu/x86: Remove space between * and variable nameLee Leahy
2017-03-15AGESA f14: Fix infinite loopKyösti Mälkki
2017-03-10cpu/amd/agesa: Unify init filesPaul Menzel
2017-03-09AGESA: Log heap initialisationKyösti Mälkki
2017-03-09AGESA: Fix SSE regression and align stack earlyKyösti Mälkki
2017-03-09cpu/intel/model_6{e,f}x: Unify init filesPaul Menzel
2017-03-08binaryPI platforms: Drop any ACPI S3 supportKyösti Mälkki
2017-03-08AGESA: Move heap allocator declarationsKyösti Mälkki
2017-03-08AMD geode: Avoid conflicting main() declarationKyösti Mälkki
2017-03-07amd/pi/hudson: Move APIC enable to CPU fileMarshall Dawson
2017-03-07AGESA: Add agesa_helper.h headerKyösti Mälkki
2017-02-22src/cpu/x86: Update/Add license headers to all filesMartin Roth
2017-02-22src/cpu/intel: Add license headers to all filesMartin Roth
2017-02-22src/cpu/amd: Update/Add license headers to all filesMartin Roth
2017-01-10cpu/intel/model_6fx: Add Conroe-L to cpu_device_id listArthur Heymans
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 17:44:33 +0000