Age | Commit message (Expand) | Author |
2011-09-07 | AMD F14 Rev C0 update | Kerry She |
2011-08-06 | Update AMD F14 Agesa to support Rev C0 cpus | efdesign98 |
2011-08-04 | cpu/intel/slot_1: Init L2 cache on SECC(2) CPUs. | Keith Hui |
2011-07-22 | Add SSE3 dependent code | efdesign98 |
2011-07-22 | Update AMD SR5650 and SB700 | efdesign98 |
2011-07-18 | Add AMD Family 10 support to cpu folder | efdesign98 |
2011-07-13 | Make AMD SMM SMP aware | Rudolf Marek |
2011-07-04 | Small SMM fixups | Rudolf Marek |
2011-06-28 | Addition of Family12/SB900 wrapper code | efdesign98 |
2011-06-22 | Move existing AMD Ffamily14 code to f14 folder | efdesign98 |
2011-06-22 | Rename {CPU|NB|SB}/amd/*_wrapper folders | efdesign98 |
2011-06-18 | SMM: flush caches after disabling caching | Sven Schnelle |
2011-06-15 | SMM: don't overwrite SMM memory on resume | Sven Schnelle |
2011-05-15 | Cosmetic cleanup. | Scott Duplichan |
2011-05-15 | Correct the number of MCA error reporting banks cleared. | Scott Duplichan |
2011-05-15 | 1) Initialize BSP fixed MTRRs to match AP fixed MTRR initialization. | Scott Duplichan |
2011-05-10 | Change read_option() to a macro that wraps some API uglyness | Patrick Georgi |
2011-05-10 | This replaces the fixed shift values in the apic timer init with macros. | Vikram Narayanan |
2011-05-03 | Enable caching for ROM area in model_6ex/cache_as_ram.inc | Sven Schnelle |
2011-04-26 | Add support for memory mapped UARTs to coreboot and add the OXPCIe952 as an | Stefan Reinauer |
2011-04-21 | more ifdef -> if fixes. | Stefan Reinauer |
2011-04-21 | more ifdef -> if fixes | Stefan Reinauer |
2011-04-19 | Fix some more misuses of ifdef/if defined | Stefan Reinauer |
2011-04-14 | drop half an uart8250 implementation from smiutil and use the common code | Stefan Reinauer |
2011-04-14 | earlymtrr.c: wipe some dead code, use names instead of numbers and some | Stefan Reinauer |
2011-04-14 | drop incorrectly used CONFIG_ROM_IMAGE_SIZE and unused CONFIG_ARCH | Stefan Reinauer |
2011-04-14 | Use symbolic names for some MTRR bits instead of numbers in CAR code | Stefan Reinauer |
2011-04-11 | Unify use of post_code | Alexandru Gagniuc |
2011-03-28 | Add AMD C32 support. | Zheng Bao |
2011-03-17 | Fix breaking the build after removing files in tthe previous checkin. | Marc Jones |
2011-03-04 | Add P-states for select Socket 754 processors. | Jonathan Kollasch |
2011-03-03 | Correct off-by-one problem in AMD pre-rev-F model-F PowerNow code. | Jonathan Kollasch |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-28 | Prepare for next patches (Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-27 | Prepare for next patches (Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
2011-02-27 | Prepare for next patches (Improving BKDG implementation of P-states, | Xavi Drudis Ferran |