summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2020-05-18src: Remove leading blank lines from SPDX headerElyes HAOUAS
2020-05-13src: Remove unused '#include <stddef.h>'Elyes HAOUAS
2020-05-13src: Remove unused '#include <stdint.h>'Elyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-10src/cpu: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS
2020-05-09src/: Replace GPL boilerplate with SPDX headersPatrick Georgi
2020-05-08cpu/x86/mtrr: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-05-02acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh
2020-05-02intel/stm: Drop now unneeded `num_cpus` paramEugene D Myers
2020-05-02intel/stm: Place resource list right below MSEGEugene D Myers
2020-05-01cpu/x86/mtrr/earlymtrr: Validate MTRR argumentsRaul E Rangel
2020-05-01src: Remove unused 'include <cpu/x86/cache.h>'Elyes HAOUAS
2020-04-29arch/x86: Implement RESET_VECTOR_IN_RAMFelix Held
2020-04-29src/cpu/x86/mtrr/earlymtrr: Add clear_all_var_mtrrRaul E Rangel
2020-04-29cpu/x86/16bit/entry16.inc: Fix typos in commentRaul E Rangel
2020-04-28device: Constify struct device * parameter to acpi_fill_ssdt()Furquan Shaikh
2020-04-04src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-29cpu/x86/Makefile.inc: Fix external toolchain buildArthur Heymans
2020-03-25acpi: correct the processor devices scopeMichał Żygowski
2020-03-23acpi: Change Processor ACPI Name (Intel only)Christian Walter
2020-03-21cpu/x86: Fix typoSubrata Banik
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2020-03-15cpu/intel/model_2065x: Add missing CPU IDsAngel Pons
2020-03-15treewide: Replace uses of "Nehalem"Angel Pons
2020-03-15nb/intel/nehalem: Rename to ironlakeAngel Pons
2020-03-11prog_loaders: Remove CONFIG_MIRROR_PAYLOAD_TO_RAM_BEFORE_LOADINGJulius Werner
2020-03-07cpu/x86/smm: Add smm_size to relocatable smmstubArthur Heymans
2020-03-04src: capitalize 'PCIe'Elyes HAOUAS
2020-03-04cpu/intel/model_206ax: Lock MSR on all coresPatrick Rudolph
2020-03-04cpu/microcode: Fix config CPU_MICROCODE_CBFS_EXTERNAL_BINSNico Huber
2020-03-03cpu/intel/slot_1: Cache romstage XIP executionArthur Heymans
2020-02-24cpu/Kconfig: Remove old reference to ROMCCElyes HAOUAS
2020-02-24src: capitalize 'RAM'Elyes HAOUAS
2020-02-21cpu/x86/smm: Convert C++ style commentEugene Myers
2020-02-18cpu: Allow to configure microcode at pre-defined addressAndrey Petrov
2020-02-18cpu/x86/name: Make name.c file available in romstageUsha P
2020-02-17treewide: capitalize 'BIOS'Elyes HAOUAS
2020-02-17cpu/x86/smm: Remove blank line in codeEugene Myers
2020-02-17cpu/x86: Remove unnecessary guardEugene Myers
2020-02-17cpu/x86: Adjust STM smm_save_state_sizeEugene Myers
2020-02-09cpu/intel: Drop unused fileElyes HAOUAS
2020-02-09cpu/x86/smm: Add overflow checkNico Huber
2020-02-06cpu/x86: Put guard around align for smm_save_state_sizeEugene Myers
2020-02-05security/intel/stm: Add STM supportEugene Myers
2020-02-04cpu/x86: Make MP init timeout configurableJonathan Zhang
2020-01-18cpu/intel/model_6?x{slot_1}: Leave enabling CONFIG_SMP to the mainboardKeith Hui
2020-01-09drivers/pc80/rtc: Separate {get|set}_option() prototypesKyösti Mälkki
2019-12-27cpu/intel/microcode: Apply more strict guard for assembly filesKyösti Mälkki
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 12:34:13 +0000