summaryrefslogtreecommitdiff
path: root/src/drivers/intel
AgeCommit message (Expand)Author
2015-12-10lib: remove assets infrastructureAaron Durbin
2015-12-10cbfs/vboot: remove firmware component supportAaron Durbin
2015-12-06Remove #ifdef checks on Kconfig symbolsMartin Roth
2015-12-03intel/fsp: Add post codes for FSP phasesDuncan Laurie
2015-12-03intel/fsp1_1: Add accurate print for full fsp versionDhaval Sharma
2015-12-02drivers/intel/fsp1_1: Don't hide build related options behind HAVE_FSP_BINStefan Reinauer
2015-11-23fsp1_0: Update Kconfig for symbols not depending on FSP binaryMartin Roth
2015-11-23drivers/intel/fsp1_1: Don't include files from blobs / fsp directoryStefan Reinauer
2015-11-23drivers/intel/fsp1_1: Include rules.h in util.hStefan Reinauer
2015-11-20intel: Add MMA feature in corebootPratik Prajapati
2015-11-16intel/fsp1_0: Use dummy microcode when calling FSP TempRamInitYork Yang
2015-11-05fsp1_1: pass ROM_SIZE to FSP for cacheable RO regionAaron Durbin
2015-10-31intel/gma: Return success for Intel int15 VGA set panel type hookKonstantin Aladyshev
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-27FSP1_1: Always use common codeLee Leahy
2015-10-27FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy
2015-10-27FSP 1.1: Move common FSP codeLee Leahy
2015-10-27fsp/intel common: Add support for Gfx PEIM (AKA GOP)robbie zhang
2015-10-22gma ACPI: Make brightness levels a per board settingNico Huber
2015-10-15cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc
2015-10-14fsp1_1: add verstage supportAaron Durbin
2015-10-12gma ACPI: Do not overwrite backlight configurationNico Huber
2015-10-12gma ACPI: Consolidate non-PCH and PCH brightness levelsNico Huber
2015-10-12gma: Consolidate Intel IGD ACPI code some moreNico Huber
2015-10-11intel fsp1_1: prepare for romstage vboot verification splitAaron Durbin
2015-10-11intel: update common and FSP cache-as-ram parametersAaron Durbin
2015-10-11Kill lvds_num_lanesVladimir Serbinenko
2015-10-11Derive lvds_dual_channel from EDID timings.Vladimir Serbinenko
2015-10-08fsp1_0: Fix broken logic when searching for FSPWerner Zeh
2015-10-06fsp/cache_as_ram.inc and boards: Fix incorrect usage of POST_IOAlexandru Gagniuc
2015-10-02fsp1_1: move relocation algorithm to commonlibAaron Durbin
2015-10-02fsp1_1: use commonlib/endian.h routinesAaron Durbin
2015-09-30cpu: microcode: Use microcode stored in binary formatAlexandru Gagniuc
2015-09-30intel/fsp1_0: Declare microcode to be size 0 if it doesn't existPatrick Georgi
2015-09-29intel/fsp1.0: Get size of microcode during build timeWerner Zeh
2015-09-22coreboot: introduce commonlibAaron Durbin
2015-09-17drivers/intel/fsp1_1: split relocation code for tool useAaron Durbin
2015-09-17drivers/intel/fsp1_1: handle UEFI endiannessAaron Durbin
2015-09-17drivers/intel/fsp1_1: prepare relocation code for sharingAaron Durbin
2015-09-10fsp1_1: provide binding to UEFI versionAaron Durbin
2015-09-10FSP: Pass FSP image base address to find_fspLee Leahy
2015-09-08drivers/intel/fsp1_1: Take platform ID as a string, not integersAlexandru Gagniuc
2015-09-07intel: Do not hardcode the position of mrc.cacheAlexandru Gagniuc
2015-09-04bootstate: remove need for #ifdef ENV_RAMSTAGEAaron Durbin
2015-09-04x86: remove cpu_incs as romstage Make variableAaron Durbin
2015-08-31drivers/intel/fsp1_1/fsp_util.c: Use ALIGN_UP_macroAlexandru Gagniuc
2015-08-31drivers/intel/fsp_1_1: Remove useless #ifndef/#error pairsAlexandru Gagniuc
2015-08-29intel/fsp1_1/hob.c: Refactor file to match coreboot coding styleAlexandru Gagniuc
2015-08-29drivers/intel/fsp1_1: Don't compile GOP support in romstageAlexandru Gagniuc
2015-08-29fsp1_1: remove duplicate mrc caching mechanismAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-27 21:38:22 +0000