summaryrefslogtreecommitdiff
path: root/src/include/device
AgeCommit message (Expand)Author
2016-09-04device/pci.h: change #ifdef argument to __SIMPLE_DEVICE__Antonello Dettori
2016-06-24SPD: fix DDR3 SDRAM memory module typesElyes HAOUAS
2016-06-20include/device/dram/ddr3: Add additional frequenciesPatrick Rudolph
2016-06-09device: i2c: Add support for I2C bus operationsDuncan Laurie
2016-05-28acpi_device: Add support for writing ACPI I2C descriptorsDuncan Laurie
2016-05-21device: Add an ACPI device name and path concept to devicesDuncan Laurie
2016-05-16sconfig: Add a new generic device typeDuncan Laurie
2016-05-16sconfig: Add 10bit addressing mode to i2c device typeDuncan Laurie
2016-03-21device: Add i2c read/write register field APIYidi Lin
2016-03-12device/i2c: Add i2c_read_bytes() APIJitao Shi
2016-03-05include/device/dram: Fix DDR3-1866Patrick Rudolph
2016-03-03src/device/dram/ddr3: Parse additional informationPatrick Rudolph
2016-03-02nb/intel/sandybridge/romstage: Read fuse bits for max MEM ClkPatrick Rudolph
2016-02-20nb/intel/sandybridge/raminit: Add XMP supportPatrick Rudolph
2016-02-18device: Add device path display supportLee Leahy
2016-02-03include/device: Move inline functions from pci_def.h to pci.hAlexandru Gagniuc
2016-01-18header files: Fix guard name comments to match guard namesMartin Roth
2015-12-29device/pnp: Ability to set vendor specific logical device configDamien Zammit
2015-11-23southbridge/amd/sr5650: Add IOMMU supportTimothy Pearson
2015-11-11southbridge/amd/sb700: Add AHCI supportTimothy Pearson
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-24drivers/aspeed: Add native text mode VGA support for the AST2050Timothy Pearson
2015-10-24southbridge/amd/sb700: Allow use of auxiliary SMBUS controllerTimothy Pearson
2015-10-22allocator: Page align memory mapped PCI resourcesNico Huber
2015-09-30AMD Bettong: Fix usb device in devicetree for Carrizozbao
2015-09-05symbols: add '_' to pci_drivers and cpu_drivers symbolsAaron Durbin
2015-07-12Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()Martin Roth
2015-06-22AMD Merlin Falcon: Add northbridge files for new AMD processorWANG Siyuan
2015-06-22device: DDR3 generic code 64bit fixStefan Reinauer
2015-06-13Move remap_bsp_lapic to AMD specific codeStefan Reinauer
2015-06-13southbridge/amd/pi: Add support for new AMD southbridge KernWANG Siyuan
2015-06-10resource: Refactor IORESOURCE flags useKyösti Mälkki
2015-06-05device_ops: add device_t argument to write_acpi_tablesAlexander Couzens
2015-06-05device_ops: add device_t argument to acpi_fill_ssdt_generatorAlexander Couzens
2015-06-05device_ops: add device_t argument to acpi_inject_dsdt_generatorAlexander Couzens
2015-06-05AMD K8 fam10: Drop extra HT scan_chain() parametersKyösti Mälkki
2015-06-05AMD K8 fam10: Refactor HT link connection testKyösti Mälkki
2015-06-05devicetree: Add fields for HyperTransport scansKyösti Mälkki
2015-06-04devicetree: Change scan_bus() prototype in device opsKyösti Mälkki
2015-06-04devicetree: Single scan_bridges()Kyösti Mälkki
2015-06-04PCI subsystem: Drop parameter max from scan_busKyösti Mälkki
2015-06-04PCI subsystem: Refactor PCI bridge register controlKyösti Mälkki
2015-06-04devicetree: Discriminate device ops scan_bus()Kyösti Mälkki
2015-06-04HyperTransport: Move pci_scan_bus() callKyösti Mälkki
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-14superio: Replace the indexed I/O functionsDave Frodin
2015-04-22device: Add class and subclass name supportLee Leahy
2015-04-21Unify byte order macros and clrsetbitsJulius Werner
2015-04-10PCI - Add interrupt disable bit definitionLee Leahy
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 23:41:04 +0000