summaryrefslogtreecommitdiff
path: root/src/include
AgeCommit message (Expand)Author
2021-01-07cpu/intel: add PC10 residency counter MSRMichael Niewöhner
2021-01-04ACPI: Final APM_CNT_GNVS_UPDATE cleanupKyösti Mälkki
2021-01-02soc/amd/picasso: Separate CPUID defs into new headerJason Glenesk
2021-01-02acpi: Add cb support to publish CRAT ACPI objectJason Glenesk
2020-12-28device/pnp: add register PNP_IO4Michael Niewöhner
2020-12-28device + util/sconfig: introduce new device `gpio`Michael Niewöhner
2020-12-25ACPI: Allocate GNVS early in ramstageKyösti Mälkki
2020-12-17device/azalia_device.c: Add codec reset helpersAngel Pons
2020-12-17azalia: Make `azalia_find_verb` parametricAngel Pons
2020-12-17azalia: Drop unused parameter from `azalia_find_verb`Angel Pons
2020-12-17azalia: Make `find_verb` function non-staticAngel Pons
2020-12-17azalia: Make `set_bits` function non-staticAngel Pons
2020-12-17drivers: Replace set_vbe_mode_info_validPatrick Rudolph
2020-12-14src/lib: Add Kconfig option for SPD cache in FMAPMatt DeVillier
2020-12-14intel/common/block/lpc: Add new device IDs for Emmitsburg PCHJonathan Zhang
2020-12-11fw_config: Use UNDEFINED_FW_CONFIG to mean unprovisionedTim Wawrzynczak
2020-12-10lib/edid_fill_fb: Support multiple framebuffersPatrick Rudolph
2020-12-08coreboot tables: Add SPI flash memory map windows to coreboot tablesFurquan Shaikh
2020-12-08cbmem: Make cbmem_online() accurate on stages after romstageJulius Werner
2020-12-06include/device/device: add comment that config_of_soc never returns NULLFelix Held
2020-12-05device/pci_id: Add TCSS PCI IDs for AlderlakeV Sowmya
2020-12-04cpu/x86/smm_module_loaderv2: Fix compiling for x86_64Arthur Heymans
2020-12-03cbfs: Add verification for RO CBFS metadata hashJulius Werner
2020-12-03cbfs: Introduce cbfs_ro_map() and cbfs_ro_load()Julius Werner
2020-12-02lib/trace: Remove TRACE supportKyösti Mälkki
2020-12-02cbfs: Simplify load/map API names, remove type argumentsJulius Werner
2020-12-02cbfs: Move more stuff into cbfs_boot_lookup()Julius Werner
2020-11-30include/device/pci_ids.h: Fix device id for gspi2Bora Guvendik
2020-11-30elog: Add new wake source codesTim Wawrzynczak
2020-11-25arch/x86/smbios: Update SMBIOS type 16 error correction typeTim Chu
2020-11-25device: Drop unused HyperTransport codeAngel Pons
2020-11-24include/device/pci_ids.h: Add PCI IDs used in Lynxpoint chipsetsFelix Singer
2020-11-24soc/intel/skylake: Use correct NHLT_PDM_DEV definitionBenjamin Doron
2020-11-22cpu/intel/common: Fill cpu voltage in SMBIOS tablesPatrick Rudolph
2020-11-21cbfs: Add metadata cacheJulius Werner
2020-11-21include/device/pci_ids: add PCI IDs for new AMD SoCsFelix Held
2020-11-19ACPI: Define acpi_get_preferred_pm_profile()Kyösti Mälkki
2020-11-19ACPI S3: Split arch-agnostic partsKyösti Mälkki
2020-11-19include/device/pci_ids: add model number to ATI GPU and HDA controllerFelix Held
2020-11-19ACPI S3: Replace acpi_is_wakeup()Kyösti Mälkki
2020-11-19ACPI S3: Remove unused acpi_is_wakeup_s4()Kyösti Mälkki
2020-11-18include/device/pci_ids: add model number to AMD GBE controllerFelix Held
2020-11-18include/device/pci_ids: add model number to PCIe port and bus devicesFelix Held
2020-11-18include/device/pci_ids: add model number to data fabric devicesFelix Held
2020-11-18include/device/pci_ids: deduplicate AMD family 17h northbridge IDFelix Held
2020-11-18include/device/pci_ids: use the right device ID for AMD Picasso GPUFelix Held
2020-11-16src: Update some incorrect config options in commentsMartin Roth
2020-11-16src: Change bare 'unsigned' to 'unsigned int'Martin Roth
2020-11-12soc/intel/alderlake: Add PCH ID 0x5181Subrata Banik
2020-11-10cpu/x86/mtrr.h: Rename CORE2 alternative SMRR registersArthur Heymans
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-20 14:56:24 +0000