index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
advansus
Age
Commit message (
Expand
)
Author
2012-05-10
Unmark source files as executables
Alec Ari
2012-05-08
Clean up #ifs
Patrick Georgi
2012-04-20
Refactor some alignment handling
Patrick Georgi
2012-04-19
Fix the blank in acpi_tables.c
zbao
2012-03-16
Rename AMD_AGESA to CPU_AMD_AGESA
Kyösti Mälkki
2012-03-08
Unify Local APIC address definitions
Patrick Georgi
2012-02-22
ACPI: More ../../.. removal
Patrick Georgi
2011-10-28
Get rid of the old romstage-as-bootblock ROM layout
Patrick Georgi
2011-10-23
SB800: Hide unused gpp ports
Kerry Sheh
2011-10-13
mptable: Refactor mptable generation some more
Patrick Georgi
2011-10-13
mptable: Get rid of fixup_virtual_wire
Patrick Georgi
2011-09-07
AMD SB800 southbridge update
Kerry She
2011-09-07
AMD F14 southbridge update
Kerry She
2011-07-22
Update AMD SR5650 and SB700
efdesign98
2011-06-29
amd southbirdge sb800 wrapper, pci bridge fix
Kerry She
2011-06-22
Move existing AMD Ffamily14 code to f14 folder
efdesign98
2011-06-22
Rename {CPU|NB|SB}/amd/*_wrapper folders
efdesign98
2011-06-04
WARNINGS_ARE_ERRORS is y per default, don't set it twice.
Stefan Reinauer
2011-06-03
advansus/a785e-i mainboard enable warning as error
Kerry She
2011-05-07
ADVANSUS A785E-I Mainboard support, Family10h ASB2, RS880(RS785E) + SB820 pla...
Kerry She