index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
amd
/
parmer
/
devicetree.cb
Age
Commit message (
Expand
)
Author
2016-12-22
agesa and binaryPI mainboards: Fix devicetree hudson comments
Marshall Dawson
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-12-03
AGESA Hudson/Yangtze: Remove unused GPP configuration in devicetree
Kyösti Mälkki
2014-12-03
AGESA Hudson/Yangtze: Remove obsolete devicetree parameters
Kyösti Mälkki
2013-04-16
AMD Parmer: remove unused macros and turn off unused pcie port
Siyuan Wang
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-02-14
sconfig: rename lapic_cluster -> cpu_cluster
Stefan Reinauer
2013-02-14
sconfig: rename pci_domain -> domain
Stefan Reinauer
2013-02-01
Fam15tn: Move SPD read from mainboards into wrapper
Martin Roth
2013-01-21
Parmer / Thatcher: devicetree.cb cleanup and whitespace
Martin Roth
2013-01-21
F15tn: Modify devicetree to fix S3 resume
Martin Roth
2012-07-25
sync the northbridge.c with other family.
zbao
2012-07-22
Mainboard Parmer based on Trinity
zbao