summaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/g41c-gs/romstage.c
AgeCommit message (Expand)Author
2019-01-10mb: Move timestamp_add_now to northbridge x4xElyes HAOUAS
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2019-01-08sb/intel/i82801gx: Autodisable functions based on devicetreeArthur Heymans
2018-12-28arch/x86: Drop spurious arch/stages.h includesKyösti Mälkki
2018-08-13mb: Get rid of unneeded include <cbmem.h>Elyes HAOUAS
2018-07-26asrock/g41c-gs: make serial console setup depend on selected super IOFelix Held
2018-07-22mb/asrock/g41c-gs: Add the revision 1 variantArthur Heymans
2018-01-14mb/asrock/g41c-gs: Add IO decode range for SIO HWMONArthur Heymans
2018-01-14mb/*/*/romstage.c: Clean up targets with i82801gxArthur Heymans
2018-01-05nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeoutArthur Heymans
2017-05-13mainboard: Add ASRock G41C-GSArthur Heymans