summaryrefslogtreecommitdiff
path: root/src/mainboard/asrock
AgeCommit message (Expand)Author
2019-11-18sb/intel/bd82x6x: Make the pch_enable_lpc hook optionalArthur Heymans
2019-11-18nb/intel/sandybridge: Make the mainboard_rcba_config hook optionalArthur Heymans
2019-11-18nb/intel/sandybridge: Make the mainboard_early_init hook optionalArthur Heymans
2019-11-15nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-11-15nb/intel/x4x: Move boilerplate romstage to a common locationArthur Heymans
2019-11-14mb/*/*(ich7/x4x): Use common early southbridge initArthur Heymans
2019-11-12sb/intel/i82801gx: Add common LPC decode codeArthur Heymans
2019-11-11mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'Elyes HAOUAS
2019-11-04mb/asrock/h110m/devicetree: fix VR config infoMaxim Polyakov
2019-11-04mb/asrock/h110m: use SSDT generator for SuperIOMaxim Polyakov
2019-11-04sb/intel/lynxpoint: Use sb/intel/common/platform.aslArthur Heymans
2019-11-04mb/*/*{i82801gx}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-04mb/*/*{bd82x6x/ibexpreak}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-03mb/intel/{i82801gx,x4x}: Don't select ASPM optionsArthur Heymans
2019-11-01soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik
2019-10-31mb/asrock/h110m: configure SuperIO Deep SleepMaxim Polyakov
2019-10-27src/mainboard: change "unsigned" to "unsigned int"Martin Roth
2019-10-16sb/intel/bd82x6x/lpc: Set up default LPC decode rangesArthur Heymans
2019-10-11sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans
2019-10-02soc/intel/skylake: devicetree: introduce PchHdaVcType fsp parameterMichael Niewöhner
2019-09-14mb/asrock/h110m: configure SuperIO global registersMaxim Polyakov
2019-09-14mb/asrock/h110m: configure GPIOs in SuperIO chipMaxim Polyakov
2019-09-14mb/asrock/h110m: enable ACPI LDN in SuperIOMaxim Polyakov
2019-09-14mb/asrock/h110m: set I/O Range for SuperIO HWMMaxim Polyakov
2019-09-09mb/asrock/h110m: add missing pci devices to treeMaxim Polyakov
2019-09-09mb/asrock/h110m: disable unused sata portsMaxim Polyakov
2019-09-09mb/asrock/h110m: disable unused serial busesMaxim Polyakov
2019-09-09mb/asrock/h110m: remove unsed i2c_voltage settingsMaxim Polyakov
2019-09-09mb/asrock/h110m: use VR_CFG_AMP() macro to set PSI thresholdMaxim Polyakov
2019-09-09mb/asrock/h110m: fix VR domains configurationMaxim Polyakov
2019-09-01mb/asrock/h110m: rewrite gpio config using macrosMaxim Polyakov
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-20mb/{asrock,intel,purism}: Copy channel arrays separatelyJacob Garber
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-07-19sb/intel/{bd82x6x|ibexpeak}: Drop p_cnt_throttling_supportedPatrick Rudolph
2019-07-13intel/haswell: Replace monotonic timerKyösti Mälkki
2019-06-27mb/asrock/h110m: set serirq_mode to continuous modeMaxim Polyakov
2019-06-21mb/asrock/h110m: Correct Kconfig symbol selectionAngel Pons
2019-06-21soc/intel/skylake: Clean up KconfigArthur Heymans
2019-06-06sb/intel/i82801gx: Detect if the southbridge supports AHCIArthur Heymans
2019-06-05mb/*/devicetree.cb: Remove unavailable PCIe portsArthur Heymans
2019-05-20sb/amd/cimx/sb800: Get rid of power button device in corebootPaul Menzel
2019-05-12mb/asrock/h81m-hds: Drop now obsolete libgfxinit overrideNico Huber
2019-05-12nb/intel/snb: Drop NORTHBRIDGE_INTEL_IVYBRIDGENico Huber
2019-04-23sb/intel/lynxpoint: Enable LPC/SIO setup in bootblockArthur Heymans
2019-04-23nb/intel/sandybridge: Drop pch.h from sandybridge.hPatrick Rudolph
2019-04-19src/mb/Kconfig: Fix PCI subsystem IDsElyes HAOUAS
2019-04-13sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-04-11mb/asrock/h110m: Add virtual LDN for SuperIO to DTMaxim Polyakov
2019-04-06mb/asrock/h110m: Add PEG Gen3 supportMaxim Polyakov