summaryrefslogtreecommitdiff
path: root/src/mainboard/emulation/spike-riscv
AgeCommit message (Expand)Author
2016-11-07riscv: Unify SBI call implementations under arch/riscv/Jonathan Neuschäfer
2016-10-24RISCV: Clean up the common architectural codeRonald G. Minnich
2016-10-15riscv: Use the generic src/lib/bootblock.cJonathan Neuschäfer
2016-10-15riscv: Clean up {qemu,spike}_utilJonathan Neuschäfer
2016-10-15riscv and power8: Convert printk/while(1) to dieJonathan Neuschäfer
2016-08-23arch/riscv: Implement the SBI againJonathan Neuschäfer
2016-08-18Kconfig: lay groundwork for not assuming SPI flash boot deviceAaron Durbin
2016-08-02arch/riscv: Add include/arch/barrier.hJonathan Neuschäfer
2016-07-14spike-riscv: Look for the CBFS in RAMJonathan Neuschäfer
2016-07-14spike-riscv: Register RAM resource at 0x80000000Jonathan Neuschäfer
2016-07-12spike-riscv: Remove HTIF related codeJonathan Neuschäfer
2016-06-21riscv-spike: Move coreboot to 0x80000000 (2GiB)Jonathan Neuschäfer
2016-06-17Define RAMTOP for x86 onlyKyösti Mälkki
2016-06-12riscv-spike: Replace custom UART with a memory-mapped 8250Jonathan Neuschäfer
2016-04-28Add board URLs for the RISC-V boardsJonathan Neuschäfer
2016-04-28Fix "Spike RISCV" board nameJonathan Neuschäfer
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-09-16riscv-memlayout: fix existing memlayout issues, add sbi interfaceThaminda Edirisooriya
2015-09-10riscv-trap-handling: Add implementation for trap calls in riscvThaminda Edirisooriya
2015-08-09riscv-spike: support for Spike emulation of riscvThaminda Edirisooriya