coreboot - Some coreboot project code with my work

Age	Commit message (Expand)	Author
2019-04-23	src: Add missing include 'console.h'	Elyes HAOUAS
2019-04-13	sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIB	Patrick Rudolph
2019-03-08	coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)	Julius Werner
2019-03-01	device/pci: Fix PCI accessor headers	Kyösti Mälkki
2019-01-10	mb/foxconn/g41s-k: Add g41m variant	Arthur Heymans
2019-01-10	mb: Move timestamp_add_now to northbridge x4x	Elyes HAOUAS
2019-01-09	cpu/intel: Use the common code to initialize the romstage timestamps	Arthur Heymans
2019-01-08	sb/intel/i82801gx: Autodisable functions based on devicetree	Arthur Heymans
2018-01-14	mb///romstage.c: Clean up targets with i82801gx	Arthur Heymans
2018-01-05	nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeout	Arthur Heymans
2017-06-12	mb/foxconn/g41s-k: add new mainboard	Samuel Holland