index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
gigabyte
/
ga-6bxc
/
Kconfig
Age
Commit message (
Expand
)
Author
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2010-10-06
Convert all Intel 440BX boards to Cache-as-RAM (CAR).
Uwe Hermann
2010-08-30
Restructured all vendors' Kconfig files to no longer source the boards'
Jens Rottmann
2010-07-06
Re-integrate "USE_OPTION_TABLE" code.
Edwin Beasant
2010-05-14
license header fixes
Nils Jacobs
2010-03-13
Use CPU_INTEL_SLOT_1 for Slot 1 boards (trivial).
Uwe Hermann
2010-02-09
Move all the copies of the romstage.inc rule to
Patrick Georgi
2010-01-25
More Kconfig changes to improve match with newconfig:
Patrick Georgi
2010-01-25
Align several kconfig options to match newconfig:
Patrick Georgi
2009-10-16
Set default ROM sizes per-board to match the ROM chip that came
Uwe Hermann
2009-10-06
Use
Uwe Hermann
2009-10-05
PCI_ROM_RUN and CONSOLE_VGA are global options in Kconfig and
Uwe Hermann
2009-10-03
Remove duplicate and not too useful Kconfig board comments as
Uwe Hermann
2009-08-26
Add kconfig support for all missing Intel 440BX based boards.
Uwe Hermann
