summaryrefslogtreecommitdiff
path: root/src/mainboard/google/nyan
AgeCommit message (Expand)Author
2015-04-02Nyans: replace cpu_reset with hard_resetDaisuke Nojiri
2015-03-26tegra: Clean up USB codeFurquan Shaikh
2015-03-24vboot2: separate verstage from bootblockDaisuke Nojiri
2015-03-24nyans: reduce code duplication in bootblock and romstagesDaisuke Nojiri
2015-03-23Include board ID calculations only when necessaryVadim Bendebury
2015-03-20romstages: use common run_ramstage()Aaron Durbin
2015-03-13Use a common boardid.h instead of per board copiesVadim Bendebury
2015-03-13nyan: Remove broken setup_display() from romstageJulius Werner
2015-03-10ARM romstages: Support and fix COLLECT_TIMESTAMPSKyösti Mälkki
2015-01-27CBMEM: Move cbmemc_reinit()Kyösti Mälkki
2015-01-04nyan: Ignore the recovery GPIO.Todd Broch
2014-12-31nyan*: Set GEN2 I2C pads to open-drain modeKen Chang
2014-12-30nyan*: Log boot reason in eventlogDavid Hendricks
2014-12-26nyan*: Detect watchdog resets and reset the whole machine.Gabe Black
2014-12-26nyan*: I2C: Implement bus clear when 'ARB_LOST' error occursTom Warren
2014-12-19nyan*: Clear VDDIO_SDMMC3 to reset SD card reader.Hung-Te Lin
2014-12-19nyan*: Disable SD card reader power gpio.Hung-Te Lin
2014-12-19nyan*: Add fast link training functionsJimmy Zhang
2014-12-17nyan*: cbmem: Move the call to cbmemc_reinit.Gabe Black
2014-12-17tegra124: modify panel init sequenceKen Chang
2014-12-17nyan*: enable CLAMP_INPUTSKen Chang
2014-12-17nyan*: Add eventlog supportDavid Hendricks
2014-12-16i2c: Replace the i2c API.Gabe Black
2014-12-15tegra124: Setup clock PLLD by approximating display panel pixel clock.Hung-Te Lin
2014-12-15nyan*: pinmux: fix PWM1/2 conflictsTom Warren
2014-12-15tegra124: set safe values for href_to_sync and vref_to_syncJimmy Zhang
2014-12-15nyan: Enable the cbmem console on nyan and allocate space for it in SRAM.Gabe Black
2014-12-15nyans: prepare for vboot verification of ramstageAaron Durbin
2014-12-15nyan*: Fix unexpected symbol (CR) when converting DOS-formatted BCT config.Neil Chen
2014-12-15nyan*: Reduce the EC SPI bus frequency to 3 MHz.Gabe Black
2014-12-09spi: Factor EC protocol details out of the SPI drivers.Gabe Black
2014-11-14nyan: tpm: Increase the TPM frequency to 400 KHz.Gabe Black
2014-11-14Nyan: Set I2S1 Source to CLK_MDaisuke Nojiri
2014-11-14nyan: Move some pinmux and clock/reset configuration to ROM stage.Gabe Black
2014-11-14t124: Clean up display init functionsJimmy Zhang
2014-11-13nyan*: Switching unused pin to GPIONeil Chen
2014-11-13nyan: big: Only delay when and as long as necessary in the PMIC setup code.Gabe Black
2014-11-13nyan: big: Set the i2c controller frequencies appropriately.Gabe Black
2014-11-13Nyan: Set DMA Reserve to 2MBDaisuke Nojiri
2014-11-13nyan: Select the CD570M Tegra124 model.Gabe Black
2014-11-13nyan: Update 924MHz BCT w/latest qual'd cfg, use 924 as default speed for 2GBTom Warren
2014-11-13nyan: nyan_big: Mark the address range covering the SRAM as cachable.Gabe Black
2014-11-13nyan: Add 4GB bct supportJimmy Zhang
2014-11-13nyan: big: Check dram_end when setting up caching in ROM stage.Gabe Black
2014-11-12tegra124: Program PWM1 to drive panel backlightAndrew Chew
2014-11-12tegra124: Enable PWM clock, and set up PWM1 pinAndrew Chew
2014-11-12tegra124: nyan: Keep in memory structures below 4GB.Gabe Black
2014-11-12nyan: Use asm volatile instead of plain asm so it doesn't get optimized out.Gabe Black
2014-11-10arm: Redesign, clarify and clean up cache related codeJulius Werner
2014-10-22tegra/nyan*: sdram updatesTom Warren
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 00:36:48 +0000