index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
google
/
reef
/
dsdt.asl
Age
Commit message (
Expand
)
Author
2019-12-31
mb/**/dsdt.asl: Remove outdated sleepstates.asl comment
Angel Pons
2019-11-01
soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpi
Subrata Banik
2018-11-30
cpu/intel/common: Use a common acpi/cpu.asl file
Arthur Heymans
2018-11-23
mb: Set coreboot as DSDT's manufacturer model ID
Elyes HAOUAS
2018-11-21
ACPI: Fix DSDT's revision field
Elyes HAOUAS
2016-09-26
mainboards/google/reef: use chromeec's ASL lid switch implementation
Aaron Durbin
2016-09-26
soc/intel/apollolake: provide power button ACPI device
Aaron Durbin
2016-09-15
mainboard/reef: add variant support to ASL code
Aaron Durbin
2016-07-31
google/reef: Enable DPTF in mainboard
Shaunak Saha
2016-07-30
chromeos mainboards: remove chromeos.asl
Aaron Durbin
2016-07-01
mainboard/google/reef: Use common NHLT
Saurabh Satija
2016-06-14
google/reef: Correct use of globalnvs.asl
Furquan Shaikh
2016-06-07
google/reef: Add asl code to enable google ChromeEC
Shaunak Saha
2016-05-13
mainboard/google: add reef reference board
Aaron Durbin