index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
intel
/
baskingridge
/
romstage.c
Age
Commit message (
Expand
)
Author
2020-03-18
mainboard/[g-p]*: Remove copyright notices
Patrick Georgi
2019-08-26
soc/intel: Use common romstage code
Kyösti Mälkki
2019-08-18
cpu/intel: Enter romstage without BIST
Kyösti Mälkki
2019-03-06
Remove DEFAULT_PCIEXBAR alias
Kyösti Mälkki
2018-11-05
mainboard: Remove unneeded include <console/console.h>
Elyes HAOUAS
2018-06-14
cpu/intel/haswell: Use the common intel romstage_main function
Arthur Heymans
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-01-06
mainboard/*/romstage.c: Sanitize system header inclusions
Edward O'Callaghan
2014-05-23
mainboard/intel/baskingridge Fix usage of GNU field designator ext
Edward O'Callaghan
2013-12-02
haswell: Update pei_data to match ref code
Duncan Laurie
2013-12-01
slippy/falco/peppy: Fix SPD GPIO initialization.
Aaron Durbin
2013-11-25
haswell: update pei_data data structure
Aaron Durbin
2013-03-18
haswell: unify romstage logic
Aaron Durbin
2013-03-18
haswell: adjust CAR usage
Aaron Durbin
2013-03-18
lynxpoint: Move a bit of generic RCBA into early_pch
Duncan Laurie
2013-03-17
haswell platforms: restructure romstage main
Aaron Durbin
2013-03-14
baskingridge: rename graysreef to baskingridge
Stefan Reinauer