index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
intel
/
d945gclf
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2010-04-06
No warnings day, next round.
Stefan Reinauer
2010-02-28
- Add config flag for boards that have their own fadt.c
Patrick Georgi
2010-02-27
- make HAVE_HARD_RESET match what newconfig did
Patrick Georgi
2010-02-25
Move the ldscripts logic to src/arch/i386/Makefile.inc
Patrick Georgi
2010-02-25
Unify crt0s setup to src/arch/i386/Makefile.inc. This variable
Patrick Georgi
2010-02-23
Only handle code as "driver" that actually uses our driver
Patrick Georgi
2010-02-09
Move all the copies of the romstage.inc rule to
Patrick Georgi
2010-02-08
Clean up ACPI:
Patrick Georgi
2010-02-08
janitor task: unify and cleanup naming.
Stefan Reinauer
2010-01-30
* fix crt0s/ldscripts paths to fix out of tree build.
Stefan Reinauer
2010-01-18
run preprocessor on DSDT of D945GCLF, otherwise
Stefan Reinauer
2010-01-16
* drop reset files from 945 mainboards (and use southbridge specific reset)
Stefan Reinauer
2009-10-28
Add some missing license headers, consistency fixes for others (trivial).
Uwe Hermann
2009-10-28
preliminary Intel D945GCLF Atom+i945 support.
Stefan Reinauer
