summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/harcuvar/romstage.c
AgeCommit message (Expand)Author
2021-02-22mb/intel/harcuvar: Drop build guards for ENABLE_FSP_MEMORY_DOWNAngel Pons
2020-07-26src: Change BOOL CONFIG_ to CONFIG() in comments & stringsMartin Roth
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-04-18mb/intel/harcuvar: Fix board_id() return typeJacob Garber
2020-03-18mainboard/[g-p]*: Remove copyright noticesPatrick Georgi
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2018-05-14soc/intel/denverton_ns + mb: Rename gpio configurationJulien Viard de Galbert
2017-09-05mainboard/intel/harcuvar: Add support for Intel Harcuvar CRBMariusz Szafranski