summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/minnow3
AgeCommit message (Expand)Author
2019-10-26soc,mb/intel: clean up remaining FSP2.0 socs/boardsMichael Niewöhner
2019-01-09soc/intel: Clean mess around UART_DEBUGNico Huber
2018-11-30cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans
2018-11-23mb: Set coreboot as DSDT's manufacturer model IDElyes HAOUAS
2018-11-21ACPI: Fix DSDT's revision fieldElyes HAOUAS
2018-08-20soc/intel/common/block: Move common uart function to block/uartSubrata Banik
2018-03-16soc/intel/apollolake and mainboards: Use pcie_rp_clkreq_pin arrayFurquan Shaikh
2017-08-15soc/intel/common/block: Add LPC Common code and use it for APLRavi Sarawadi
2017-07-24Update files with no newline at the endMartin Roth
2017-07-24Fix files with multiple newlines at the end.Martin Roth
2017-04-07intel/minnow3: Clean up Kconfig, devicetree and FMAPBrenton Dong
2017-02-23intel/minnow3: follow up with recent changes in masterPatrick Georgi
2017-02-22intel/minnow3: Implement and configure GPIO tablesBrenton Dong
2017-02-22intel/minnow3: Configure memory properlyBrenton Dong
2017-02-22mainboard/intel: Add MinnowBoard 3Brenton Dong