index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
intel
/
saddlebrook
/
devicetree.cb
Age
Commit message (
Expand
)
Author
2020-03-18
mainboard/[g-p]*: Remove copyright notices
Patrick Georgi
2020-03-10
mb/intel/{saddlebrook,kunimitsu}: Add macro for SaGv config
Praveen Hodagatta Pranesh
2020-01-10
mb/**/devicetree.cb: Remove untrue comments
Angel Pons
2019-11-01
mb/intel/saddlebrook: Enable Chipset_lockdown coreboot config
Praveen Hodagatta Pranesh
2019-10-26
mb/intel/saddlebrook: migrate to FSP 2.0
Michael Niewöhner
2019-04-06
{mb,soc/intel/skylake}: remove unused InternalGfx
Maxim Polyakov
2019-03-24
soc/intel/common: Remove common chip config use_fsp_mp_init
Subrata Banik
2019-03-01
soc/intel/skylake: Unify serial IRQ options
Nico Huber
2019-02-18
soc/intel/skylake: Use real common code for VMX init
Nico Huber
2018-06-22
soc/intel/common/block/cpu: Add option to skip coreboot AP init
Subrata Banik
2018-06-14
src: Get rid of unneeded whitespace
Elyes HAOUAS
2018-06-05
soc/intel/skylake: Add option to skip coreboot MP init
Subrata Banik
2018-03-28
soc/intel/skylake: Limit xDCI feature when VBOOT is enabled
Duncan Laurie
2017-12-19
mainboard/intel/saddlebrook: add support for Saddle Brook
Teo Boon Tiong