summaryrefslogtreecommitdiff
path: root/src/mainboard/intel
AgeCommit message (Expand)Author
2020-10-16mb/intel/adlrvp: Enable Hybrid storage modeSubrata Banik
2020-10-16mb/intel/adlrvp: Enable PCIE RP11 for optaneSubrata Banik
2020-10-16mb/intel/adlrvp: Fix SSD detection issue on ADL RVPSubrata Banik
2020-10-16mb/intel/adlrvp: Program GPIO for M.2 PCH SSDSubrata Banik
2020-10-14mb/intel/adlrvp: Add ADL-P mainboard ASL codeSubrata Banik
2020-10-14mb/intel/adlrvp: Add ADL-P ramstage mainboard codeSubrata Banik
2020-10-14mb/intel/tglrvp: Enable Pcie WWAN m.2Bora Guvendik
2020-10-13{src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS
2020-10-13mb, soc/intel: Switch to using drivers/wifi/generic for Intel WiFi devicesFurquan Shaikh
2020-10-13mb/intel/adlrvp/dsdt.asl: Use macro for DSDT revisionElyes HAOUAS
2020-10-13mb/intel/latest mainboards: Get rid of power button device in corebootSubrata Banik
2020-10-12mb/intel/d945gclf/acpi: Convert platform.asl to ASL 2.0 syntaxElyes HAOUAS
2020-10-12mb/intel: Convert to ASL 2.0 syntaxElyes HAOUAS
2020-10-12mb/intel/tglrvp: Enable early EC syncAnil Kumar
2020-10-12mb/intel/tglrvp: Add support of TPM over SPIShaunak Saha
2020-10-11mb/intel/adlrvp: Add ADL-P romstage mainboard codeSubrata Banik
2020-10-08mb/intel/adlrvp: Add initial ADL-P mainboard codeSubrata Banik
2020-10-08mb/intel/{jslrvp,tglrvp}: Remove non-existent 'subdirs-y += ../common'Subrata Banik
2020-10-05soc/intel/common/block/acpi: Factor out common platform.aslSubrata Banik
2020-10-05mb/{google,intel}/{volteer,tglrvp}: Refer to common IPU ASLSubrata Banik
2020-10-03soc/intel/xeon_sp: Use common ASL code for xeon_spMarc Jones
2020-10-01mb/intel/tglrvp/variants/tglrvp_up4 - Enable onboard HDMI and type-C displays...Jason Le
2020-09-29mb/intel/jslrvp: Update PMC as hidden deviceMaulik V Vaghela
2020-09-28mb/intel/tglrvp: Add DTT support for tglrvpSumeet R Pawnikar
2020-09-23mb/intel/tglrvp: Enable Intel Speed Shift Technology for Tigerlake RVPShreesh Chhabbi
2020-09-23treewide: rename GENERIC_SPD_BIN to HAVE_SPD_BIN_IN_CBFSMichael Niewöhner
2020-09-22mb/*: drop GENERIC_SPD_BIN from boards without soldered memoryMichael Niewöhner
2020-09-22soc/intel/jasperlake: Enable processor thermal control using PCI_DEVFNSumeet R Pawnikar
2020-09-21mb/intel/tglrvp: Enable CSE Firmware Lite SKUJamie Ryu
2020-09-21mb/intel: Drop unneeded empty linesElyes HAOUAS
2020-09-21mb/intel/tglrvp: Enable HECI interfaceJamie Ryu
2020-09-19apollolake boards: Enable CSE in devicetreeSubrata Banik
2020-09-17nb/intel/sandybridge: Drop casts from DEFAULT_{MCHBAR,DMIBAR}Angel Pons
2020-09-17nb/intel/sandybridge: Drop invalid `DEFAULT_RCBABASE` macroAngel Pons
2020-09-15mb/intel/jasperlake_rvp: Fix wrong comments for ECTSubrata Banik
2020-09-09geminilake: Factor out MAX_CPUS valueAngel Pons
2020-09-09soc/intel/apollolake: Rename `SOC_INTEL_GLK` symbolAngel Pons
2020-09-08mb/intel/jasperlake_rvp: Add DTT support for jslrvpSumeet R Pawnikar
2020-09-06mb: remove duplicated Make code for spd.bin generationMichael Niewöhner
2020-09-06mb/*: devicetree: drop now unneeded USBx_PORT_EMPTYMichael Niewöhner
2020-09-04mb/*/Kconfig: Drop redundant 'select CPU_INTEL_HASWELL'Elyes HAOUAS
2020-09-03soc/intel/cnl: Add new Kconfig option which matches its FSPs nameFelix Singer
2020-09-02mb/*/Kconfig: Drop redundant 'select GENERATE_SMBIOS_TABLES'Elyes HAOUAS
2020-09-01mb/*/Kconfig: Drop redundant 'select CONSOLE_SERIAL'Elyes HAOUAS
2020-08-31mainboard/intel/tigerlake: Update SPD files for TGL-UP3 RVPShreesh Chhabbi
2020-08-26mb/intel/jasperlake_rvp: Configure GPIO pad to enable I2C4Sugnan Prabhu S
2020-08-26mb/intel/jasperlake_rvp: Enable I2C4 for UFCSugnan Prabhu S
2020-08-24mb/intel/jslrvp: Correct PCI root port mappingMaulik V Vaghela
2020-08-23soc/intel/cnl: Configure FSP option PcieRpSlotImplementedNico Huber
2020-08-21mb/intel/tglrvp: Disable TBT_PCIE3 for UP4John Zhao