summaryrefslogtreecommitdiff
path: root/src/mainboard/intel
AgeCommit message (Expand)Author
2019-11-14mb/*/*(ich7/x4x): Use common early southbridge initArthur Heymans
2019-11-14sb/intel/i82801jx: Move early sb init to a common placeArthur Heymans
2019-11-14sb/intel/i82801gx: Add common early codeArthur Heymans
2019-11-12sb/intel/i82801jx: Add common code for LPC decodeArthur Heymans
2019-11-12sb/intel/i82801gx: Add common LPC decode codeArthur Heymans
2019-11-11mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'Elyes HAOUAS
2019-11-09ELOG: Introduce elog_gsmi variantsKyösti Mälkki
2019-11-06security/vboot/Kconfig: Remove unused symbolsArthur Heymans
2019-11-04soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner
2019-11-04mb/*/*/others: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-04sb/intel/lynxpoint: Use sb/intel/common/platform.aslArthur Heymans
2019-11-04mb/*/*{i82801gx}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-04mb/*/*{i82801ix}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-04mb/*/*{bd82x6x/ibexpreak}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-03mb/intel/{i82801gx,x4x}: Don't select ASPM optionsArthur Heymans
2019-11-01mb/intel/saddlebrook: Enable Chipset_lockdown coreboot configPraveen Hodagatta Pranesh
2019-11-01mb/intel/saddlebrook: Select coreboot MP initPraveen Hodagatta Pranesh
2019-11-01soc/intel/{cnl,icl}: Move globalnvs.asl/nvs.h into common/block/Subrata Banik
2019-11-01soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik
2019-10-27mb/(ich7): Use macro instead of magic numberElyes HAOUAS
2019-10-27src: Use 'include <boot/coreboot_tables.h>' when appropriateElyes HAOUAS
2019-10-26soc,mb/intel: clean up remaining FSP2.0 socs/boardsMichael Niewöhner
2019-10-26soc/intel/skylake: move/rename files after drop of FSP 1.1Michael Niewöhner
2019-10-26soc/intel/skylake: drop support for FSP 1.1Michael Niewöhner
2019-10-26mb/intel/saddlebrook: Enable serial port on SIOPraveen Hodagatta Pranesh
2019-10-26mb/intel/saddlebrook: migrate to FSP 2.0Michael Niewöhner
2019-10-21mb/intel/kunimitsu: drop support for FSP 1.1Michael Niewöhner
2019-10-20src: Remove unused 'include <string.h>'Elyes HAOUAS
2019-10-16sb/intel/bd82x6x/lpc: Set up default LPC decode rangesArthur Heymans
2019-10-11sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans
2019-10-09mb/[google/intel/lenovo]/*: fix posix shell bug with SPD filesGreg V
2019-10-08intel/dcp847ske: use functions from hwm5_conf.h for HWM setupFelix Held
2019-10-04mb/intel/{galileo,wtm2}: Use macro instead of magic numberElyes HAOUAS
2019-10-03mb/[google/intel]/*: Specify Chrome EC bus - LPC or ESPIMartin Roth
2019-10-02soc/intel/skylake: devicetree: introduce PchHdaVcType fsp parameterMichael Niewöhner
2019-09-30mb: remove test-only HWIDsHung-Te Lin
2019-09-16src/mainboard: Remove unused include <device/pci_ops.h>Elyes HAOUAS
2019-09-15src/mainboard: Remove not used #include <elog.h>Elyes HAOUAS
2019-09-11src: Remove unneeded include <arch/interrupt.h>Elyes HAOUAS
2019-08-27smsc/superio/sio1007: Fix header nameKyösti Mälkki
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-26Split MAYBE_STATIC to _BSS and _NONZERO variantsKyösti Mälkki
2019-08-20mb/{asrock,intel,purism}: Copy channel arrays separatelyJacob Garber
2019-08-19mainboard/google: Remove use of __PRE_RAM__Kyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-08-18mainboards: Remove floating __PRE_RAM__ commentsKyösti Mälkki
2019-08-15cpu/x86/smm: Promote smm_memory_map()Kyösti Mälkki
2019-08-15mainboard/google: Fix indirect includesKyösti Mälkki
2019-08-11arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki
2019-08-11arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki