index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
lenovo
/
x220
/
romstage.c
Age
Commit message (
Expand
)
Author
2016-06-08
mainboard/lenovo/x220: Clean up code
Jan Tatje
2016-02-18
southbridge/intel/bd82x6x: Use common gpio.c
Patrick Rudolph
2016-02-12
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
Vladimir Serbinenko
2016-02-09
ivy: Add a possiblity for mainboard early init.
Vladimir Serbinenko
2016-01-10
lenovo/x220: Enable USB 3 controller
Marian Tietz
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-01-06
mainboard/*/romstage.c: Sanitize system header inclusions
Edward O'Callaghan
2014-11-23
sandy/ivy/nehalem: Remerge interrupt handling
Vladimir Serbinenko
2014-10-24
sandy/ivy native: dedup romstage.c main()
Vladimir Serbinenko
2014-10-20
x220: Move to common gpio.h inrastructure
Vladimir Serbinenko
2014-10-17
bd82x6x: Consolidate early native USB init
Vladimir Serbinenko
2014-10-16
x220, x230: Remove unused headers.
Vladimir Serbinenko
2014-10-16
bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.
Vladimir Serbinenko
2014-10-16
sandybridge: Move common northbridge finalize to northbridge code.
Vladimir Serbinenko
2014-08-30
lenovo/x220: New port
Vladimir Serbinenko