summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo
AgeCommit message (Expand)Author
2020-09-23treewide: rename GENERIC_SPD_BIN to HAVE_SPD_BIN_IN_CBFSMichael Niewöhner
2020-09-21mb/lenovo: Drop unneeded empty linesElyes HAOUAS
2020-09-17nb/intel/sandybridge: Drop casts from DEFAULT_{MCHBAR,DMIBAR}Angel Pons
2020-09-17nb/intel/sandybridge: Drop invalid `DEFAULT_RCBABASE` macroAngel Pons
2020-09-08nb/intel/ironlake: Use an enum for `gpu_panel_port_select`Angel Pons
2020-09-08nb/intel/sandybridge: Use an enum for `gpu_panel_port_select`Angel Pons
2020-09-08nb/intel/haswell: Drop `gpu_panel_port_select`Angel Pons
2020-09-06mb: remove duplicated Make code for spd.bin generationMichael Niewöhner
2020-09-04mb/*/Kconfig: Drop redundant 'select CPU_INTEL_HASWELL'Elyes HAOUAS
2020-08-21SMM: Validate more user-provided pointersPatrick Rudolph
2020-08-18src: Remove unused 'include <delay.h>'Elyes HAOUAS
2020-08-18src: Remove unused '<option.h>'Elyes HAOUAS
2020-08-18src: Remove unneded whitespace before tabElyes HAOUAS
2020-08-17x4x boards: Remove unused/deprecated cmos bitsArthur Heymans
2020-08-05src: Use space after switch, whileElyes HAOUAS
2020-08-03nb/intel/ironlake: Drop `D0F0_` prefix from register namesAngel Pons
2020-07-28mb/lenovo/{l520,t430}/acpi/platform.asl: Rearrange codePeter Lemenkov
2020-07-28mb/lenovo/*/acpi/superio.asl: Replace with GPLv2+ equivalentPeter Lemenkov
2020-07-28lynxpoint: Factor out PIRQ routing from devicetreeAngel Pons
2020-07-26mb/*/*/devicetree.cb: Normalize disabled PIRQ valuesAngel Pons
2020-07-26mb/lenovo: Prepend EC event number with 0x to denote hex notationPaul Menzel
2020-07-21mb/lenovo/t430/gma-mainboard.ads: Replace with GPLv2+ equivalentPeter Lemenkov
2020-07-21mb/lenovo/t420/gma-mainboard.ads: Replace with GPLv2+ equivalentPeter Lemenkov
2020-07-20sb/intel: Define CONFIG_FIXED_SMBUS_IO_BASEAngel Pons
2020-07-15mainboard: Drop optional and empty ACPI \_BFS methodsAngel Pons
2020-07-14src: Remove unused 'include <cpu/x86/msr.h>'Elyes HAOUAS
2020-07-12haswell: Move some MRC settings to devicetreeAngel Pons
2020-07-12haswell: Automatically check if Intel GbE is to be enabledAngel Pons
2020-07-12haswell: Add function to retrieve SPD addressesAngel Pons
2020-07-12haswell: Automatically determine system typeAngel Pons
2020-07-12haswell boards: Drop unused romstage.c includesAngel Pons
2020-07-12haswell: Factor out `max_ddr3_freq`Angel Pons
2020-07-12haswell: Compute disabled channel masks at runtimeAngel Pons
2020-07-12mb/lenovo/t440p: Factor out common MRC settingsAngel Pons
2020-07-12haswell: Relocate `mainboard_romstage_entry` to northbridgeAngel Pons
2020-07-12haswell: Drop `struct romstage_params` typeAngel Pons
2020-07-11nb/intel/haswell: Add `mb_late_romstage_setup` functionAngel Pons
2020-07-10AMD mainboards: Drop commented-out includeAngel Pons
2020-07-09haswell: Drop GPIO indirection layersAngel Pons
2020-07-09haswell: Turn RCBA configuration into a functionAngel Pons
2020-07-09mb/lenovo/t440p/romstage.c: Drop empty functionAngel Pons
2020-07-08sb/intel/lynxpoint: Factor out RCBA Function DisableAngel Pons
2020-07-07mb/lenovo/t60: Fix override devicetreesNico Huber
2020-07-05mb/lenovo/x230s: Add MAINBOARD_HAS_LPC_TPMKyösti Mälkki
2020-06-30ACPI: Drop typedef global_nvs_tKyösti Mälkki
2020-06-30src/mb: Use macro for access_sizeElyes HAOUAS
2020-06-30mb/lenovo/x60: Use tabs for aligning the "\"Elyes HAOUAS
2020-06-29mb/lenovo/{x230, x230s}: Disable SuperSpeed capabilities for WWAN USBBill XIE
2020-06-29mainboard/lenovo/x230: Add ThinkPad x230s as a variantBill XIE
2020-06-22src/mainboard: Remove unused include 'sandybridge.h'Elyes HAOUAS
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-04 23:56:55 +0000